

LMR10510 5.5-V_{IN}, 1-A Step-Down Voltage Regulator in SOT-23 and WSON Packages

1 Features

- Input Voltage Range of 3 V to 5.5 V
- Output Voltage Range of 0.6 V to 4.5 V
- Output Current up to 1 A
- 1.6-MHz (LMR10510X) and 3-MHz (LMR10510Y) Switching Frequencies
- Low Shutdown I_Q, 30 nA Typical
- Internal Soft Start
- Internally Compensated
- Current-Mode PWM Operation
- Thermal Shutdown
- SOT-23 (2.92 × 2.84 × 1 mm) and WSON (3 × 3 × 0.8 mm) Packaging
- Tiny Overall Solution Reduces System Cost
- Create a custom design using the LMR10510 with the [WEBENCH® Power Designer](#)

2 Applications

- Point-of-Load Conversions from 3.3-V- and 5-V Rails
- Space Constrained Applications
- Battery Powered Equipment
- Industrial Distributed Power Applications
- Power Meters
- Portable Hand-Held Instruments

3 Description

The LMR10510 regulator is a monolithic, high frequency, PWM step-down DC/DC converter in a 5-pin SOT-23 and a 6-pin WSON package. It provides all the active functions to provide local DC/DC conversion with fast transient response and accurate regulation in the smallest possible PCB area. The LMR10510 is internally compensated, so it is simple to use and requires few external components. The ability to drive 1-A loads with an internal 130-mΩ PMOS switch results in the best power density available. The world-class control circuitry allows on-times as low as 30 ns, thus supporting exceptionally high frequency conversion over the entire 3-V to 5.5-V input operating range down to the minimum output voltage of 0.6 V.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LMR10510	SOT-23 (5)	2.90 mm × 1.60 mm
	WSON (6)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Application




Table of Contents

1 Features	1	9.1 Application Information.....	12
2 Applications	1	9.2 Typical Application	12
3 Description	1	10 Layout	20
4 Revision History	2	10.1 Layout Guidelines	20
5 Description, continued	3	10.2 Layout Example	20
6 Pin Configuration and Functions	3	10.3 Thermal Definitions	20
7 Specifications	4	10.4 WSON Package.....	22
7.1 Absolute Maximum Ratings	4	11 Device and Documentation Support	23
7.2 Recommended Operating Ratings.....	4	11.1 Device Support	23
7.3 Electrical Characteristics.....	5	11.2 Receiving Notification of Documentation Updates	23
7.4 Typical Performance Characteristics	6	11.3 Community Resources.....	23
8 Detailed Description	9	11.4 Trademarks	23
8.1 Overview	9	11.5 Electrostatic Discharge Caution.....	23
8.2 Functional Block Diagram	10	11.6 Glossary	23
8.3 Feature Description.....	11	12 Mechanical, Packaging, and Orderable	
9 Application and Implementation	12	Information	24

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (April 2013) to Revision C Page

- Editorial changes only; add WEBENCH links and top navigator icon for reference design..... **1**



Changes from Revision A (April 2013) to Revision B Page

- Changed layout of National Semiconductor data sheet to TI format..... **1**

5 Description, continued

The LMR10510 is a constant frequency PWM buck regulator IC that delivers a 1-A load current. The regulator has a preset switching frequency of 1.6 MHz or 3 MHz. This high frequency allows the LMR10510 to operate with small surface mount capacitors and inductors, resulting in a DC/DC converter that requires a minimum amount of board space. Even though the operating frequency is high, efficiencies up to 93% are easy to achieve. External shutdown is included, featuring an ultra-low stand-by current of 30 nA. The LMR10510 utilizes current-mode control and internal compensation to provide high-performance regulation over a wide range of operating conditions. Additional features include internal soft-start circuitry to reduce inrush current, pulse-by-pulse current limit, thermal shutdown, and output overvoltage protection.

6 Pin Configuration and Functions



Pin Description: 5-Pin SOT-23

PIN		DESCRIPTION
NO.	NAME	
1	SW	Switch node. Connect to the inductor and catch diode.
2	GND	Signal and power ground pin. Place the bottom resistor of the feedback network as close as possible to this pin.
3	FB	Feedback pin. Connect to external resistor divider to set output voltage.
4	EN	Enable control input. Logic high enables operation. Do not allow this pin to float or be greater than VIN + 0.3V.
5	VIN	Input supply voltage.

Pin Descriptions 6-Pin WSON

PIN		DESCRIPTION
NO.	NAME	
1	FB	Feedback pin. Connect to external resistor divider to set output voltage.
2	GND	Signal and power ground pin. Place the bottom resistor of the feedback network as close as possible to this pin.
3	SW	Switch node. Connect to the inductor and catch diode.
4	VIND	Power Input supply.
5	VINA	Control circuitry supply voltage. Connect VINA to VIND on PC board.
6	EN	Enable control input. Logic high enables operation. Do not allow this pin to float or be greater than VINA + 0.3V.
DAP	Die Attach Pad	Connect to system ground for low thermal impedance, but it cannot be used as a primary GND connection.

7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾⁽²⁾

VIN	-0.5V to 7V
FB Voltage	-0.5V to 3V
EN Voltage	-0.5V to 7V
SW Voltage	-0.5V to 7V
ESD Susceptibility	2kV
Junction Temperature ⁽³⁾	150°C
Storage Temperature	-65°C to +150°C
For soldering specifications: http://www.ti.com/lit/SNOA549C	

- (1) Absolute maximum ratings indicate limits beyond which damage to the device may occur. Operating Range indicates conditions for which the device is intended to be functional, but does not ensure specific performance limits. For specific specifications and test conditions, see [Electrical Characteristics](#)
- (2) If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) Thermal shutdown will occur if the junction temperature exceeds the maximum junction temperature of the device.

7.2 Recommended Operating Ratings

VIN	3V to 5.5V
Junction Temperature	-40°C to +125°C

7.3 Electrical Characteristics

$V_{IN} = 5\text{ V}$ unless otherwise indicated under the **Conditions** column. Limits in standard type are for $T_J = 25^\circ\text{C}$ only; limits in **boldface type** apply over the junction temperature (T_J) range of -40°C to $+125^\circ\text{C}$. Minimum and Maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^\circ\text{C}$, and are provided for reference purposes only.⁽¹⁾⁽²⁾

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{FB}	Feedback Voltage		0.588	0.600	0.612	V
$\Delta V_{FB}/V_{IN}$	Feedback Voltage Line Regulation	$V_{IN} = 3\text{V to }5\text{V}$		0.02		%/V
I_B	Feedback Input Bias Current			0.1	100	nA
UVLO	Undervoltage Lockout	V_{IN} Rising		2.73	2.90	V
		V_{IN} Falling	1.85	2.3		
	UVLO Hysteresis			0.43		V
F_{SW}	Switching Frequency	LMR10510-X	1.2	1.6	1.95	MHz
		LMR10510-Y	2.25	3.0	3.75	
D_{MAX}	Maximum Duty Cycle	LMR10510-X	86	94		%
		LMR10510-Y	82	90		
D_{MIN}	Minimum Duty Cycle	LMR10510-X		5		%
		LMR10510-Y		7		
$R_{DS(ON)}$	Switch On Resistance	WSO Package		150		m Ω
		SOT-23 Package		130	195	
I_{CL}	Switch Current Limit	$V_{IN} = 3.3\text{V}$	1.2	1.75		A
V_{EN_TH}	Shutdown Threshold Voltage				0.4	V
	Enable Threshold Voltage		1.8			
I_{SW}	Switch Leakage			100		nA
I_{EN}	Enable Pin Current	Sink/Source		100		nA
I_Q	Quiescent Current (switching)	LMR10510X $V_{FB} = 0.55$		3.3	5	mA
		LMR10510Y $V_{FB} = 0.55$		4.3	6.5	mA
	Quiescent Current (shutdown)	All Options $V_{EN} = 0\text{V}$		30		nA
θ_{JA}	Junction to Ambient 0 LFPM Air Flow ⁽³⁾	WSO Package		80		$^\circ\text{C/W}$
		SOT-23 Package		118		
θ_{JC}	Junction to Case	WSO Package		18		$^\circ\text{C/W}$
		SOT-23 Package		80		
T_{SD}	Thermal Shutdown Temperature			165		$^\circ\text{C}$

(1) Min and Max limits are 100% production tested at 25°C . Limits over the operating temperature range are specified through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate TI's Average Outgoing Quality Level (AOQL).

(2) Typical numbers are at 25°C and represent the most likely parametric norm.

(3) Applies for packages soldered directly onto a $3'' \times 3''$ PC board with 2-oz. copper on 4 layers in still air.

7.4 Typical Performance Characteristics

Unless stated otherwise, all curves taken at $V_{IN} = 5\text{ V}$ with configuration in typical application circuit shown in [Figure 15](#). $T_J = 25^\circ\text{C}$, unless otherwise specified.




Figure 1. H vs Load "X"




Figure 2. H vs Load "Y"







Figure 3. H vs Load "X And Y"



Typical Performance Characteristics (continued)

Unless stated otherwise, all curves taken at $V_{IN} = 5\text{ V}$ with configuration in typical application circuit shown in Figure 15. $T_J = 25^\circ\text{C}$, unless otherwise specified.




Figure 7. $R_{DS(ON)}$ vs Temperature (WSON Package)




Figure 8. $R_{DS(ON)}$ vs Temperature (Sot-23 Package)




Figure 9. LMR10510X I_Q (Quiescent Current)




Figure 10. LMR10510Y I_Q (Quiescent Current)




Figure 11. V_{FB} vs Temperature





Figure 12. Gain vs Frequency

Typical Performance Characteristics (continued)

Unless stated otherwise, all curves taken at $V_{IN} = 5\text{ V}$ with configuration in typical application circuit shown in [Figure 15](#). $T_J = 25^\circ\text{C}$, unless otherwise specified.



8 Detailed Description

8.1 Overview

The following operating description of the LMR10510 refers to [Functional Block Diagram](#) and to the waveforms in [Figure 14](#). The LMR10510 supplies a regulated output voltage by switching the internal PMOS control switch at constant frequency and variable duty cycle. A switching cycle begins at the falling edge of the reset pulse generated by the internal oscillator. When this pulse goes low, the output control logic turns on the internal PMOS control switch. During this on-time, the SW pin voltage (V_{SW}) swings up to approximately V_{IN} , and the inductor current (I_L) increases with a linear slope. I_L is measured by the current sense amplifier, which generates an output proportional to the switch current. The sense signal is summed with the regulator's corrective ramp and compared to the error amplifier's output, which is proportional to the difference between the feedback voltage and V_{REF} . When the PWM comparator output goes high, the output switch turns off until the next switching cycle begins. During the switch off-time, inductor current discharges through the Schottky catch diode, which forces the SW pin to swing below ground by the forward voltage (V_D) of the Schottky catch diode. The regulator loop adjusts the duty cycle (D) to maintain a constant output voltage.





Figure 14. Typical Waveforms

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Soft Start

This function forces V_{OUT} to increase at a controlled rate during start up. During soft-start, the error amplifier's reference voltage ramps from 0V to its nominal value of 0.6 V in approximately 600 μ s. This forces the regulator output to ramp up in a controlled fashion, which helps reduce inrush current.

8.3.2 Output Overvoltage Protection

The overvoltage comparator compares the FB pin voltage to a voltage that is 15% higher than the internal reference V_{REF} . Once the FB pin voltage goes 15% above the internal reference, the internal PMOS control switch is turned off, which allows the output voltage to decrease toward regulation.

8.3.3 Undervoltage Lockout

Undervoltage lockout (UVLO) prevents the LMR10510 from operating until the input voltage exceeds 2.73 V (typical). The UVLO threshold has approximately 430 mV of hysteresis, so the device operates until V_{IN} drops below 2.3 V (typical). Hysteresis prevents the part from turning off during power up if V_{IN} is non-monotonic.

8.3.4 Current Limit

The LMR10510 uses cycle-by-cycle current limiting to protect the output switch. During each switching cycle, a current limit comparator detects if the output switch current exceeds 1.75A (typical), and turns off the switch until the next switching cycle begins.

8.3.5 Thermal Shutdown

Thermal shutdown limits total power dissipation by turning off the output switch when the IC junction temperature exceeds 165°C. After thermal shutdown occurs, the output switch doesn't turn on until the junction temperature drops to approximately 150°C.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The LMR10510 is internally compensated, so it is simple to use and requires few external components. The regulator has a preset switching frequency of 1.6 MHz or 3 MHz. This high frequency allows the LMR10510 to operate with small surface mount capacitors and inductors, resulting in a DC/DC converter that requires a minimum amount of board space

9.2 Typical Application




Figure 15. Typical Application Schematic

9.2.1 Detailed Design Procedure

9.2.1.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the LMR10510 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WBENCH.

Typical Application (continued)

9.2.1.2 Inductor Selection

The duty cycle (D) can be approximated quickly using the ratio of output voltage (V_O) to input voltage (V_{IN}):

$$D = \frac{V_{OUT}}{V_{IN}}$$

The catch diode (D1) forward voltage drop and the voltage drop across the internal PMOS must be included to calculate a more accurate duty cycle. Calculate D by using the following formula:

$$D = \frac{V_{OUT} + V_D}{V_{IN} + V_D - V_{SW}}$$

V_{SW} can be approximated by:

$$V_{SW} = I_{OUT} \times R_{DSON}$$

The diode forward drop (V_D) can range from 0.3 V to 0.7 V depending on the quality of the diode. The lower the V_D, the higher the operating efficiency of the converter. The inductor value determines the output ripple current. Lower inductor values decrease the size of the inductor, but increase the output ripple current. An increase in the inductor value will decrease the output ripple current.

One must ensure that the minimum current limit (1.2 A) is not exceeded, so the peak current in the inductor must be calculated. The peak current (I_{LPK}) in the inductor is calculated by:

$$I_{LPK} = I_{OUT} + \Delta i_L$$




Figure 16. Inductor Current

$$\frac{V_{IN} - V_{OUT}}{L} = \frac{2\Delta i_L}{DT_S}$$

In general,

$$\Delta i_L = 0.1 \times (I_{OUT}) \rightarrow 0.2 \times (I_{OUT})$$

If $\Delta i_L = 20\%$ of 1 A, the peak current in the inductor will be 1.2 A. The minimum specified current limit over all operating conditions is 1.2 A. One can either reduce Δi_L , or make the engineering judgment that zero margin will be safe enough. The typical current limit is 1.75 A.

The LMR10510 operates at frequencies allowing the use of ceramic output capacitors without compromising transient response. Ceramic capacitors allow higher inductor ripple without significantly increasing output ripple. See the [Output Capacitor](#) section for more details on calculating output voltage ripple. Now that the ripple current is determined, the inductance is calculated by:

$$L = \left(\frac{DT_S}{2\Delta i_L} \right) \times (V_{IN} - V_{OUT})$$

where

- $T_S = \frac{1}{f_s}$

Typical Application (continued)

When selecting an inductor, make sure that it is capable of supporting the peak output current without saturating. Inductor saturation will result in a sudden reduction in inductance and prevent the regulator from operating correctly. Because of the speed of the internal current limit, the peak current of the inductor need only be specified for the required maximum output current. For example, if the designed maximum output current is 1 A and the peak current is 1.25 A, then the inductor should be specified with a saturation current limit of > 1.25A. There is no need to specify the saturation or peak current of the inductor at the 1.75 A typical switch current limit. The difference in inductor size is a factor of 5. Because of the operating frequency of the LMR10510, ferrite based inductors are preferred to minimize core losses. This presents little restriction since the variety of ferrite-based inductors is huge. Lastly, inductors with lower series resistance (R_{DCR}) will provide better operating efficiency. For recommended inductors see examples in [Other System Examples](#).

9.2.1.3 Input Capacitor

An input capacitor is necessary to ensure that V_{IN} does not drop excessively during switching transients. The primary specifications of the input capacitor are capacitance, voltage, RMS current rating, and ESL (Equivalent Series Inductance). The recommended input capacitance is 22 μ F. The input voltage rating is specifically stated by the capacitor manufacturer. Make sure to check any recommended deratings and also verify if there is any significant change in capacitance at the operating input voltage and the operating temperature. The input capacitor maximum RMS input current rating (I_{RMS-IN}) must be greater than:

$$I_{RMS-IN} \sqrt{D \left[I_{OUT}^2 (1-D) + \frac{\Delta I^2}{3} \right]}$$

Neglecting inductor ripple simplifies the above equation to:

$$I_{RMS-IN} = I_{OUT} \times \sqrt{D(1-D)}$$

It can be shown from the above equation that maximum RMS capacitor current occurs when $D = 0.5$. Always calculate the RMS at the point where the duty cycle D is closest to 0.5. The ESL of an input capacitor is usually determined by the effective cross sectional area of the current path. A large leaded capacitor will have high ESL and a 0805 ceramic chip capacitor will have very low ESL. At the operating frequencies of the LMR10510, leaded capacitors may have an ESL so large that the resulting impedance ($2\pi fL$) will be higher than that required to provide stable operation. As a result, surface mount capacitors are strongly recommended.

Sanyo POSCAP, Tantalum or Niobium, Panasonic SP, and multilayer ceramic capacitors (MLCC) are all good choices for both input and output capacitors and have very low ESL. For MLCCs it is recommended to use X7R or X5R type capacitors due to their tolerance and temperature characteristics. Consult capacitor manufacturer datasheets to see how rated capacitance varies over operating conditions.

9.2.1.4 Output Capacitor

The output capacitor is selected based upon the desired output ripple and transient response. The initial current of a load transient is provided mainly by the output capacitor. The output ripple of the converter is:

$$\Delta V_{OUT} = \Delta I_L \left(R_{ESR} + \frac{1}{8 \times F_{SW} \times C_{OUT}} \right)$$

When using MLCCs, the ESR is typically so low that the capacitive ripple may dominate. When this occurs, the output ripple will be approximately sinusoidal and 90° phase shifted from the switching action. Given the availability and quality of MLCCs and the expected output voltage of designs using the LMR10510, there is really no need to review any other capacitor technologies. Another benefit of ceramic capacitors is their ability to bypass high frequency noise. A certain amount of switching edge noise will couple through parasitic capacitances in the inductor to the output. A ceramic capacitor will bypass this noise while a tantalum will not. Since the output capacitor is one of the two external components that control the stability of the regulator control loop, most applications will require a minimum of 22 μ F of output capacitance. Capacitance often, but not always, can be increased significantly with little detriment to the regulator stability. Like the input capacitor, recommended multilayer ceramic capacitors are X7R or X5R types.

Typical Application (continued)

9.2.1.5 Catch Diode

The catch diode (D1) conducts during the switch off-time. A Schottky diode is recommended for its fast switching times and low forward voltage drop. The catch diode should be chosen so that its current rating is greater than:

$$I_{D1} = I_{OUT} \times (1-D)$$

The reverse breakdown rating of the diode must be at least the maximum input voltage plus appropriate margin. To improve efficiency, choose a Schottky diode with a low forward voltage drop.

9.2.1.6 Output Voltage

The output voltage is set using the following equation where R2 is connected between the FB pin and GND, and R1 is connected between V_O and the FB pin. A good value for R2 is 10 kΩ. When designing a unity gain converter (V_O = 0.6V), R1 must be between 0 Ω and 100 Ω, and R2 must be equal or greater than 10 kΩ.

$$R1 = \left(\frac{V_{OUT}}{V_{REF}} - 1 \right) \times R2$$

$$V_{REF} = 0.60V$$

9.2.1.7 Calculating Efficiency, and Junction Temperature

The complete LMR10510 DC/DC converter efficiency can be calculated in the following manner.

$$\eta = \frac{P_{OUT}}{P_{IN}}$$

Or

$$\eta = \frac{P_{OUT}}{P_{OUT} + P_{LOSS}}$$

Calculations for determining the most significant power losses are shown below. Other losses totaling less than 2% are not discussed.

Power loss (P_{LOSS}) is the sum of two basic types of losses in the converter: switching and conduction. Conduction losses usually dominate at higher output loads, whereas switching losses remain relatively fixed and dominate at lower output loads. The first step in determining the losses is to calculate the duty cycle (D):

$$D = \frac{V_{OUT} + V_D}{V_{IN} + V_D - V_{SW}}$$

V_{SW} is the voltage drop across the internal PFET when it is on, and is equal to:

$$V_{SW} = I_{OUT} \times R_{DSON}$$

V_D is the forward voltage drop across the Schottky catch diode. It can be obtained from the diode manufactures Electrical Characteristics section. If the voltage drop across the inductor (V_{DCR}) is accounted for, the equation becomes:

$$D = \frac{V_{OUT} + V_D + V_{DCR}}{V_{IN} + V_D + V_{DCR} - V_{SW}}$$

The conduction losses in the free-wheeling Schottky diode are calculated as follows:

$$P_{DIODE} = V_D \times I_{OUT} \times (1-D)$$

Often this is the single most significant power loss in the circuit. Take care to choose a Schottky diode that has a low forward-voltage drop.

Another significant external power loss is the conduction loss in the output inductor. The equation can be simplified to:

$$P_{IND} = I_{OUT}^2 \times R_{DCR}$$

Typical Application (continued)

The LMR10510 conduction loss is mainly associated with the internal PFET:

$$P_{\text{COND}} = (I_{\text{OUT}}^2 \times D) \left(1 + \frac{1}{3} \times \left(\frac{\Delta i_L}{I_{\text{OUT}}} \right)^2 \right) R_{\text{DS(ON)}}$$

If the inductor ripple current is fairly small, the conduction losses can be simplified to:

$$P_{\text{COND}} = I_{\text{OUT}}^2 \times R_{\text{DS(ON)}} \times D$$

Switching losses are also associated with the internal PFET. They occur during the switch on and off transition periods, where voltages and currents overlap resulting in power loss. The simplest means to determine this loss is to empirically measuring the rise and fall times (10% to 90%) of the switch at the switch node.

Switching Power Loss is calculated as follows:

$$P_{\text{SWR}} = 1/2(V_{\text{IN}} \times I_{\text{OUT}} \times F_{\text{SW}} \times T_{\text{RISE}})$$

$$P_{\text{SWF}} = 1/2(V_{\text{IN}} \times I_{\text{OUT}} \times F_{\text{SW}} \times T_{\text{FALL}})$$

$$P_{\text{SW}} = P_{\text{SWR}} + P_{\text{SWF}}$$

Another loss is the power required for operation of the internal circuitry:

$$P_{\text{Q}} = I_{\text{Q}} \times V_{\text{IN}}$$

I_{Q} is the quiescent operating current, and is typically around 3.3mA for the 1.6MHz frequency option.

Typical Application power losses are:

Table 1. Power Loss Tabulation

V_{IN}	5 V		
V_{OUT}	3.3 V	P_{OUT}	3.3 W
I_{OUT}	1 A		
V_{D}	0.45 V	P_{DIODE}	150 mW
F_{SW}	1.6 MHz		
I_{Q}	3.3 mA	P_{Q}	17 mW
T_{RISE}	4 ns	P_{SWR}	16 mW
T_{FALL}	4 ns	P_{SWF}	16 mW
$R_{\text{DS(ON)}}$	150 mΩ	P_{COND}	100 mW
IND_{DCR}	70 mΩ	P_{IND}	70 mW
D	0.667	P_{LOSS}	369 mW
η	88%	P_{INTERNAL}	149 mW

$$\Sigma P_{\text{COND}} + P_{\text{SW}} + P_{\text{DIODE}} + P_{\text{IND}} + P_{\text{Q}} = P_{\text{LOSS}}$$

$$\Sigma P_{\text{COND}} + P_{\text{SWF}} + P_{\text{SWR}} + P_{\text{Q}} = P_{\text{INTERNAL}}$$

$$P_{\text{INTERNAL}} = 149 \text{ mW}$$

9.2.2 Application Curves




Figure 17. Line Regulation




Figure 18. Load Regulation




Figure 19. Load Regulation




Figure 20. Load Regulation

9.2.3 Other System Examples

9.2.3.1 LMR10510x Design Example 1




Figure 21. LMR10510X (1.6 MHz): $V_{IN} = 5\text{ V}$, $V_{OUT} = 1.2\text{ V}$ at 1 A

9.2.3.2 Lmr10510X Design Example 2




Figure 22. LMR10510X (1.6 MHz): $V_{IN} = 5\text{ V}$, $V_{OUT} = 3.3\text{ V}$ at 1 A

9.2.3.3 LMR10510Y Design Example 3




Figure 23. LMR10510Y (3 MHz): $V_{IN} = 5\text{ V}$, $V_{OUT} = 3.3\text{ V}$ at 1 A

9.2.3.4 LMR10510Y Design Example 4




Figure 24. LMR10510Y (3 MHz): $V_{IN} = 5\text{ V}$, $V_{OUT} = 1.2\text{ V}$ at 1 A

10 Layout

10.1 Layout Guidelines

When planning layout there are a few things to consider when trying to achieve a clean, regulated output. The most important consideration is the close coupling of the GND connections of the input capacitor and the catch diode D1. These ground ends should be close to one another and be connected to the GND plane with at least two through-holes. Place these components as close to the IC as possible. Next in importance is the location of the GND connection of the output capacitor, which should be near the GND connections of CIN and D1. There should be a continuous ground plane on the bottom layer of a two-layer board except under the switching node island. The FB pin is a high impedance node and care should be taken to make the FB trace short to avoid noise pickup and inaccurate regulation. Place the feedback resistors as close as possible to the IC, with the GND of R1 placed as close as possible to the GND of the IC. The V_{OUT} trace to R2 should be routed away from the inductor and any other traces that are switching. High AC currents flow through the V_{IN} , SW and V_{OUT} traces, so they should be as short and wide as possible. However, making the traces wide increases radiated noise, so the designer must make this trade-off. Radiated noise can be decreased by choosing a shielded inductor. Place the remaining components as close as possible to the IC. See *Application Note AN-1229* for further considerations and the LMR10510 demo board as an example of a good layout.

10.2 Layout Example




Figure 25. 6-Lead WSON PCB Dog Bone Layout

10.3 Thermal Definitions

T_J = Chip junction temperature

T_A = Ambient temperature

$R_{\theta JC}$ = Thermal resistance from chip junction to device case

$R_{\theta JA}$ = Thermal resistance from chip junction to ambient air

Heat in the LMR10510 due to internal power dissipation is removed through conduction and/or convection.

Conduction: Heat transfer occurs through cross sectional areas of material. Depending on the material, the transfer of heat can be considered to have poor to good thermal conductivity properties (insulator vs. conductor).

Heat Transfer goes as:

Silicon → package → lead frame → PCB

Convection: Heat transfer is by means of airflow. This could be from a fan or natural convection. Natural convection occurs when air currents rise from the hot device to cooler air.

Thermal impedance is defined as:

$$R_{\theta} = \frac{\Delta T}{\text{Power}}$$

Thermal impedance from the silicon junction to the ambient air is defined as:

Thermal Definitions (continued)

$$R_{\theta JA} = \frac{T_J - T_A}{\text{Power}}$$

The PCB size, weight of copper used to route traces and ground plane, and number of layers within the PCB can greatly effect $R_{\theta JA}$. The type and number of thermal vias can also make a large difference in the thermal impedance. Thermal vias are necessary in most applications. They conduct heat from the surface of the PCB to the ground plane. Four to six thermal vias should be placed under the exposed pad to the ground plane if the WSON package is used.

Thermal impedance also depends on the thermal properties of the application operating conditions (V_{in} , V_o , I_o etc), and the surrounding circuitry.

Silicon Junction Temperature Determination Method 1:

To accurately measure the silicon temperature for a given application, two methods can be used. The first method requires the user to know the thermal impedance of the silicon junction to case temperature.

$R_{\theta JC}$ is approximately 18°C/Watt for the 6-pin WSON package with the exposed pad. Knowing the internal dissipation from the efficiency calculation given previously, and the case temperature, which can be empirically measured on the bench we have:

$$R_{\theta JC} = \frac{T_J - T_C}{\text{Power}}$$

where T_C is the temperature of the exposed pad and can be measured on the bottom side of the PCB.

Therefore:

$$T_J = (R_{\theta JC} \times P_{\text{LOSS}}) + T_C$$

From the previous example:

$$T_J = (R_{\theta JC} \times P_{\text{INTERNAL}}) + T_C$$

$$T_J = 18^\circ\text{C/W} \times 0.149\text{W} + T_C$$

The second method can give a very accurate silicon junction temperature.

The first step is to determine $R_{\theta JA}$ of the application. The LMR10510 has over-temperature protection circuitry. When the silicon temperature reaches 165°C, the device stops switching. The protection circuitry has a hysteresis of about 15°C. Once the silicon temperature has decreased to approximately 150°C, the device will start to switch again. Knowing this, the $R_{\theta JA}$ for any application can be characterized during the early stages of the design one may calculate the $R_{\theta JA}$ by placing the PCB circuit into a thermal chamber. Raise the ambient temperature in the given working application until the circuit enters thermal shutdown. If the SW-pin is monitored, it will be obvious when the internal PFET stops switching, indicating a junction temperature of 165°C. Knowing the internal power dissipation from the above methods, the junction temperature, and the ambient temperature $R_{\theta JA}$ can be determined.

$$R_{\theta JA} = \frac{165^\circ - T_a}{P_{\text{INTERNAL}}}$$

Once this is determined, the maximum ambient temperature allowed for a desired junction temperature can be found.

An example of calculating $R_{\theta JA}$ for an application using the LMR10510 is shown below.

A sample PCB is placed in an oven with no forced airflow. The ambient temperature was raised to 147°C, and at that temperature, the device went into thermal shutdown.

From the previous example:

$$P_{\text{INTERNAL}} = 149 \text{ mW}$$

Thermal Definitions (continued)

$$R_{\theta JA} = \frac{165^{\circ}\text{C} - 147^{\circ}\text{C}}{149 \text{ mW}} = 121^{\circ}\text{C/W}$$

Since the junction temperature must be kept below 125°C, then the maximum ambient temperature can be calculated as:

$$T_J - (R_{\theta JA} \times P_{LOSS}) = T_A$$

$$125^{\circ}\text{C} - (121^{\circ}\text{C/W} \times 149 \text{ mW}) = 107^{\circ}\text{C}$$

10.4 WSON Package




Figure 26. Internal WSON Connection

For certain high power applications, the PCB land may be modified to a "dog bone" shape (see [Figure 25](#)). By increasing the size of ground plane, and adding thermal vias, the $R_{\theta JA}$ for the application can be reduced.

11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

11.1.1.1 Custom Design With WEBENCH® Tools

Click [here](#) to create a custom design using the LMR10510 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

E2E is a trademark of Texas Instruments.
WEBENCH is a registered trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMR10510XMF/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SH7B	Samples
LMR10510XMFE/NOPB	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SH7B	Samples
LMR10510XMF/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SH7B	Samples
LMR10510YMF/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SH9B	Samples
LMR10510YMFE/NOPB	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SH9B	Samples
LMR10510YMF/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SH9B	Samples
LMR10510YSD/NOPB	ACTIVE	WSON	NGG	6	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L268B	Samples
LMR10510YSDE/NOPB	ACTIVE	WSON	NGG	6	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L268B	Samples
LMR10510YSDX/NOPB	ACTIVE	WSON	NGG	6	4500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L268B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMR10510XMF/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMR10510XMFE/NOPB	SOT-23	DBV	5	250	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMR10510XMF/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMR10510YMF/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMR10510YMFE/NOPB	SOT-23	DBV	5	250	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMR10510YMF/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMR10510YSD/NOPB	WSON	NGG	6	1000	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
LMR10510YSDE/NOPB	WSON	NGG	6	250	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
LMR10510YSDX/NOPB	WSON	NGG	6	4500	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMR10510XMF/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LMR10510XMF/NOPB	SOT-23	DBV	5	250	208.0	191.0	35.0
LMR10510XMF/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LMR10510YMF/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LMR10510YMF/NOPB	SOT-23	DBV	5	250	208.0	191.0	35.0
LMR10510YMF/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LMR10510YSD/NOPB	WSON	NGG	6	1000	208.0	191.0	35.0
LMR10510YSD/NOPB	WSON	NGG	6	250	208.0	191.0	35.0
LMR10510YSD/NOPB	WSON	NGG	6	4500	356.0	356.0	36.0


DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214839/J 02/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.

EXAMPLE BOARD LAYOUT


DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214839/J 02/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/J 02/2024

NOTES: (continued)




8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

NGG0006A



DIMENSIONS ARE IN MILLIMETERS
DIMENSION IN () FOR REFERENCE ONLY

RECOMMENDED LAND PATTERN



SDE06A (Rev A)

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated