



**www.ti.com** SBOS267D –NOVEMBER 2002–REVISED SEPTEMBER 2010

## **Wideband, Low Distortion, Unity-Gain Stable, Voltage-Feedback OPERATIONAL AMPLIFIER**

**Check for Samples: [OPA842](https://commerce.ti.com/stores/servlet/SCSAMPLogon?storeId=10001&langId=-1&catalogId=10001&reLogonURL=SCSAMPLogon&URL=SCSAMPSBDResultDisplay&GPN1=opa842)**

- <span id="page-0-1"></span>
- 
- 
- 
- 
- 
- 
- 

### APPLICATIONS applications.

- 
- 
- 
- 
- 
- 
- 
- 

### **<sup>1</sup>FEATURES DESCRIPTION**

**22• 22• 200MHz** The OPA842 provides a level of speed and dynamic<br>**200MHz** Trange previously unattainable in a monolithic op amp. **Frange previously unattainable in a monolithic op amp.**<br>Using unity-gain stable, voltage-feedback architecture Using unity-gain stable, voltage-feedback architecture **• LOW INPUT VOLTAGE NOISE: 2.6nV/√Hz** with two internal gain stages, the OPA842 achieves  $\bf{p}$  exceptionally low harmonic distortion over a wide **• HIGH OPEN-LOOP GAIN: 110dB** frequency range. The classic differential input provides all the familiar benefits of precision op amps, **• FAST 12-BIT SETTLING: 22ns (0.01%)** such as bias current cancellation and very low **FIGURE IS NOT THE LOW DC VOLTAGE OFFSET: 300µV Typical** inverting current noise compared with wideband **• PROFESSIONAL LEVEL DIFF GAIN/PHASE** current differential gain/phase performance, **ERROR: 0.003%/0.008°** low-voltage noise, and high output current drive make the OPA842 ideal for most high dynamic range

**• ADC/DAC BUFFER DRIVER** Unity-gain stability makes the OPA842 particularly **LOW DISTORTION IF AMPLIFIER** suitable for low-gain differential amplifiers, transimpedance amplifiers, gain of +2 video line **• ACTIVE FILTER CONFIGURATION** drivers, wideband integrators, and low-distortion **FRECEIVER** analog-to-digital converter (ADC) buffers. Where<br> **•** analog-to-digital converter (ADC) buffers. Where<br>
bigher gain or even lower barmonic distortion is **• HIGH-RESOLUTION IMAGING** higher gain or even lower harmonic distortion is required, consider the OPA843—a higher-gain bandwidth and lower-noise version of the OPA842. **• PROFESSIONAL AUDIO**

## **• OPA642 UPGRADE OPA842 RELATED PRODUCTS**





**AC-Coupled to 14-Bit ADS850 Interface**

<span id="page-0-0"></span>

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



### **ORDERING INFORMATION(1)**

(1) For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet, or see device product folder at [www.ti.com.](http://www.ti.com)

### <span id="page-1-0"></span>**ABSOLUTE MAXIMUM RATINGS(1)**

Over operating free-air temperature range, unless otherwise noted.

<span id="page-1-2"></span>

<span id="page-1-1"></span>(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.







Pin Orientation/Package Marking



**www.ti.com** SBOS267D –NOVEMBER 2002–REVISED SEPTEMBER 2010

### <span id="page-2-0"></span>**ELECTRICAL CHARACTERISTICS:**  $V_s = \pm 5V$

**Boldface** limits are tested at  $\text{+25}^{\circ}\text{C}$ . At T<sub>A</sub> =  $\text{+25}^{\circ}\text{C}$ , V<sub>S</sub> =  $\text{±5V}$ , R<sub>F</sub> = 402 $\Omega$ , R<sub>L</sub> = 100 $\Omega$ , and G = +2, unless otherwise noted. See [Figure](#page-10-0) 37 for ac performance.



(1) Test levels: **(A)** 100% tested at +25°C. Over temperature limits by characterization and simulation. **(B)** Limits set by characterization and simulation. **(C)** Typical value only for information.

(2) Junction temperature = ambient temperature for  $+25^{\circ}$ C specifications.

 $(3)$  Junction temperature = ambient at low temperature limits; junction temperature = ambient +23°C at high temperature limit for overtemperature min/max specifications.

(4) Current is considered positive out-of-node.  $V_{CM}$  is the input common-mode voltage.

 $(5)$  Tested < 3dB below minimum specified CMRR at  $\pm$ CMIR limits.

# ÈXAS<br>NSTRUMENTS

## **ELECTRICAL CHARACTERISTICS:**  $V_s = \pm 5V$  **(continued)**

**Boldface** limits are tested at **+25°C**. At  $T_A$  = +25°C,  $V_S$  = ±5V,  $R_F$  = 402Ω,  $R_L$  = 100Ω, and G = +2, unless otherwise noted. See [Figure](#page-10-0) 37 for ac performance.

<span id="page-3-0"></span>







<span id="page-4-0"></span>

Texas **ISTRUMENTS** 

SBOS267D –NOVEMBER 2002–REVISED SEPTEMBER 2010 **www.ti.com**





<span id="page-6-0"></span>

### Copyright © 2002–2010, Texas Instruments Incorporated 7







**www.ti.com** SBOS267D –NOVEMBER 2002–REVISED SEPTEMBER 2010



**EXAS STRUMENTS** 

> $G = 2$  $f = 5MHz$

### **TYPICAL CHARACTERISTICS:**  $V_s = \pm 5V$  **(continued)**

At T<sub>A</sub> = +25°C, G = +2, R<sub>F</sub> = 402 $\Omega$ , and R<sub>L</sub> = 100 $\Omega$ , unless otherwise noted.

### **DIFFERENTIAL PERFORMANCE TEST CIRCUIT**





### **DIFFERENTIAL LARGE-SIGNAL FREQUENCY RESPONSE DIFFERENTIAL DISTORTION vs LOAD RESISTANCE**





- 85 - 90









### **APPLICATION INFORMATION**

# **WIDEBAND CURRENT FEEDBACK**

application circuits, providing that simple principles of matched  $50\Omega$  source and input impedance is nood design practice are observed. For example required. Figure 38 shows the inverting gain of -2 good design practice are observed. For example, required. [Figure](#page-10-1) 38 shows the inverting gain of –2<br>good power-supply, decoupling as shown in circuit used as the basis of the inverting mode Typical good power-supply decoupling, as shown in circuit used as the inverting mode  $\frac{1}{\text{Ei}$  as  $\frac{1}{\text{Ei}}$  as  $\frac{1}{\text$ [Figure](#page-10-0)  $37$ , is essential to achieve the lowest possible harmonic distortion and smooth frequency response.

Proper printed circuit board (PCB) layout and careful component selection will maximize the performance of the OPA842 in all applications, as discussed in the following sections of this data sheet.

[Figure](#page-10-0) 37 shows the gain of +2 configuration used as the basis for most of the Typical [Characteristics](#page-4-0). Most of the curves were characterized using signal sources with 50Ω driving impedance and with measurement equipment presenting 50Ω load impedance. In [Figure](#page-10-0) 37, the 50Ω shunt resistor at the V<sub>I</sub> terminal matches the source impedance of the test generator while the 50Ω series resistor at the  $V<sub>O</sub>$  terminal provides a matching resistor for the measurement equipment load. Generally, data sheet specifications refer to the voltage swing at the output pin  $(V<sub>o</sub>$  in [Figure](#page-10-0) 37). The 100Ω load, combined with the 804 $Ω$ total feedback network load, presents the OPA842 with an effective load of approximately <sup>90</sup><sup>Ω</sup> in **Figure 38. Inverting <sup>G</sup> <sup>=</sup> –2 Specifications and** [Figure](#page-10-0) 37. **Test Circuit**

<span id="page-10-1"></span>

<span id="page-10-0"></span>

### **OPERATION WIDEBAND INVERTING OPERATION**

The OPA842 combination of speed and dynamic Operating the OPA842 as an inverting amplifier has range is easily achieved in a wide variety of several benefits and is particularly useful when a several benefits and is particularly useful when a matched  $50\Omega$  source and input impedance is



In the inverting case, just the feedback resistor appears as part of the total output load in parallel with the actual load. For the 100Ω load used in the Typical Characteristics, this gives a total load of 80 $\Omega$  in this inverting configuration. The gain resistor is set to get the desired gain (in this case, 200Ω for a gain of  $-2$ ) while an additional input matching resistor  $(R_M)$  can be used to set the total input impedance equal to the source if desired. In this case,  $R_M$  = 66.5Ω in parallel with the 200 $Ω$  gain setting resistor gives a matched input impedance of 50Ω. This matching is only needed when the input needs to be matched to a source impedance, as in the characterization testing done using the circuit of [Figure](#page-10-1) 38. The OPA842 offers extremely good dc accuracy as well as low noise and distortion. To take full advantage of that dc precision, the total dc impedance looking out of each of the input nodes must be matched to get bias current cancellation. For the circuit of [Figure](#page-10-1) 38, this requires the 147Ω resistor shown to ground on the **Figure 37. Gain of +2, High-Frequency** noninverting input. The calculation for this resistor **Application and Characterization Circuit** includes a dc-coupled 50Ω source impedance along



with  $R_G$  and  $R_M$ . Although this resistor will provide SFDR is often obtained by adding this external cancellation for the bias current, it must be capacitor, whose value is often recommended in this cancellation for the bias current, it must be well-decoupled  $(0.1\mu$ F in [Figure](#page-10-1) 38) to filter the noise converter data sheet. The external capacitor, in contribution of the resistor and the input current combination with the built-in capacitance of the ADC noise. **include the system input, presents a significant capacitive load to the** 

As the required  $R_G$  resistor approaches 50 $\Omega$  at higher<br>gains, the bandwidth for the circuit in [Figure](#page-10-1) 38 will<br>far exceed the bandwidth at that same gain<br>far exceed the bandwidth at that same gain magnitude for the noninverting circuit of [Figure](#page-10-0) 37. Since the dc bias current of the CMOS ADC input is This occurs due to the lower noise gain for the circuit negligible, the resistor has no effect on overall gain or of [Figure](#page-10-1) 38 when the 50Ω source impedance is offset accuracy. Refer to the Typical Characteristic included in the analysis. For instance, at a signal gain graph,  $R_S$  vs Capacitive Load ([Figure](#page-6-0) 15) to obtain a<br>of -8 (R<sub>G</sub> = 50 $\Omega$ , R<sub>M</sub> = open, R<sub>F</sub> = 402 $\Omega$ ) the noise good starting value for the series resistor. Thi of –8 (R<sub>G</sub> = 50Ω, R<sub>M</sub> = open, R<sub>F</sub> = 402Ω) the noise good starting value for the series resistor. This will gain for the circuit of Figure 38 will be 1 + 402Ω/(50Ω ensure flat frequency response to the ADC input. gain for the circuit of [Figure](#page-10-1) 38 will be  $1 + 402Ω/(50Ω)$  $+ 50\Omega$ ) = 5 due to the addition of the 50 $\Omega$  source in Increasing the external capacitor value will allow the the noise gain equation. This gives considerable series resistor to be reduced. Intentionally higher bandwidth than the noninverting gain of +8. bandlimiting using this RC network can also be used Using the 200MHz gain bandwidth product for the to limit noise at the converter input. OPA842, an inverting gain of –8 from a 50Ω source to a 50Ω R<sup>G</sup> will give approximately 40MHz **VIDEO LINE DRIVING** bandwidth, whereas the noninverting gain of +8 will Most video distribution systems are designed with give 25MHz.

To achieve full performance from a high dynamic of +2, compensating for the 6dB attenuation of the range ADC, considerable care must be exercised in voltage divider formed by the series and shunt 75Ω the design of the input amplifier interface circuit. The resistors at either end of the cable. the design of the input amplifier interface circuit. The [example](#page-0-0) circuit on the front page shows a typical<br>ac-coupled interface to a very high dynamic range<br>converter. This ac-coupled example allows the<br>OPA842 to be operated using a signal range that<br>swings symmetrically aroun swings symmetrically around ground (0V). The  $2V_{PP}$  to 2.2, which recovers the additional dc loss of a<br>swing is then level-shifted through the blocking<br>capacitor to a midscale reference level, which is<br>created by a well-Converter internal reference voltages. To have a<br>
negligible effect on the rated spurious-free dynamic<br>
range (SFDR) of the converter, the amplifier SFDR<br>
should be at least 10dB greater than the converter.

Successful application of the OPA842 for ADC driving shows less than 0.01%/0.01° differential gain/phase requires careful selection of the series resistor at the errors over the standard luminance range for a amplifier output, along with the additional shunt positive video (negative sync) signal. Similar capacitor at the ADC input. To some extent, selection performance would be observed for negative video of this RC network will be determined empirically for signals. each model of the converter. Many high-performance CMOS ADCs, like the ADS850, perform better with the shunt capacitor at the input pin. This capacitor provides low source impedance for the transient currents produced by the sampling process. Improved

75Ω series resistors to drive a matched 75Ω cable. In **BUFFERING HIGH-PERFORMANCE ADCs** order to deliver a net gain of 1 to the 75Ω matched load, the amplifier is typically set up for a voltage gain

Should be at least 10dB greater than the converter.<br>
The OPA842 has no effect on the rated distortion of<br>
the [ADS850](http://focus.ti.com/docs/prod/folders/print/ads850.html), given its 82dB SFDR at 2V<sub>PP</sub>, 5MHz.<br>
The greater than 92dB SFDR for the OPA842 in this<br>
configuration



### **www.ti.com** SBOS267D –NOVEMBER 2002–REVISED SEPTEMBER 2010

## **SINGLE OP AMP DIFFERENTIAL AMPLIFIER THREE OP AMP DIFFERENCING**

The voltage-feedback architecture of the OPA842, with its high Common-Mode Rejection Ratio (CMRR), The primary drawback of the single op amp will provide exceptional performance in differential differential amplifier is its relatively low input amplifier configurations. [Figure](#page-12-0) 39 shows a typical impedance. Where high impedance is required at the configuration. The starting point for this design is the differential input, a standard instrumentation amplifier selection of the R<sub>F</sub> value in the range of 200Ω to 2kΩ. (INA) topology may be built using the OPA842 as the Lower values reduce the required R<sub>G</sub>, increasing the differencing stage. Figure 40 shows an example of Lower values reduce the required  $R_G$ , increasing the differencing stage. [Figure](#page-12-1) 40 shows an example of load on the V<sub>2</sub> source and on the OPA842 output. this, in which the two input amplifiers are packaged load on the  $V_2$  source and on the OPA842 output. this, in which the two input amplifiers are packaged Higher values increase output noise and exacerbate together as a dual voltage-feedback op amp, the Higher values increase output noise and exacerbate the effects of parasitic board and device [OPA2822](http://focus.ti.com/docs/prod/folders/print/opa2822.html). This approach saves board space, cost, capacitances. Following the selection of  $R_F$ ,  $R_G$  must and power compared to using two additional OPA842 be set to achieve the desired inverting gain for  $V_2$ . Remember that the bandwidth will be set approximately by the Gain Bandwidth Product (GBP) on the input amplifiers. divided by the noise gain (1 +  $R_F/R_G$ ). For accurate differential operation (that is, good CMRR), the ratio  $R_2/R_1$  must be set equal to  $R_F/R_G$ .



**Figure 39. High-Speed, Single Differential Amplifier**

<span id="page-12-1"></span><span id="page-12-0"></span>Usually, it is best to set the absolute values of  $R_2$  and **Amplifier** 2 **Amplifier**  $R_1$  equal to  $R_F$  and  $R_G$ , respectively; this equalizes the divider resistances and cancels the effect of input bias currents. However, it is sometimes useful to always 1, due to the four matched 500Ω resistors, scale the values of  $R_2$  and  $R_1$  in order to adjust the loading on the driving source  $V_1$ . In most cases, the achievable low-frequency CMRR will be limited by the achievable low-frequency CMRR will be limited by the differential to single-ended conversion is still<br>accuracy of the resistor values. The 85dB CMRR of performed by the OPA842 output, stage The accuracy of the resistor values. The 85dB CMRR of performed by the OPA842 output stage. The the OPA842 isself will not determine the overall circuit CMRR unless the resistor ratios are matched to better than  $0.003\%$ . If it is necessary to trim the CMRR, then  $R_2$  is the suggested adjustment point.

devices, and still achieves very good noise and<br>distortion performance due to the moderate loading



**Figure 40. Wideband Three-Op Amp Differencing**

In this circuit, the common-mode gain to the output is whereas the differential gain is set by (1 +  $2R_{F1}/R_G$ ), which is equal to 2 using the values in [Figure](#page-12-1) 40. The high-impedance inputs allow the  $V_1$  and  $V_2$  sources to be terminated or impedance matched as required. If the  $V_1$  and  $V_2$  inputs are already truly differential, such as the output from a signal transformer, then a single matching termination resistor may be used between them. Remember, however, that a defined dc signal path must always exist for the  $V_1$  and  $V_2$ inputs; for the transformer case, a center-tapped secondary connected to ground would provide an optimum dc operating point.

High-frequency digital-to-analog converters (DACs) require a low-distortion output amplifier to retain the SFDR performance into real-world loads. A single-ended output drive implementation is shown in [Figure](#page-13-0) 41. In this circuit, only one side of the complementary output drive signal is used. The **ACTIVE FILTERS** magnant shows the signal output current connected<br>into the virtual ground-summing junction of the<br>OPA842, which is set up as a transimpedance stage<br>or I-V converter. The unused current output of the<br>or I-V converter. The u



### **Figure 41. Wideband, Low-Distortion DAC Transimpedance Amplifier**

<span id="page-13-0"></span>The dc gain for this circuit is equal to  $R_F$ . At high frequencies, the DAC output capacitance will produce a zero in the noise gain for the OPA842 that may cause peaking in the closed-loop frequency response. CF is added across RF to compensate for this noise-gain peaking. To achieve a flat transimpedance frequency response, this pole in the feedback network should be set to:

<span id="page-13-1"></span>
$$
\frac{1}{2\pi R_F C_F} = \sqrt{\frac{GBP}{4\pi R_F C_D}}
$$
\n(1)



**DAC TRANSIMPEDANCE AMPLIFIER** which will give a corner frequency (f<sub>–3dB</sub>) of approximately:

$$
f_{-3dB} = \sqrt{\frac{GBP}{2\pi R_F C_D}}
$$
 (2)

or I-V converter. The unused current output of the<br>DAC is connected to ground. If the DAC requires its<br>outputs terminated to a compliance voltage other than<br>ground for operation, then the appropriate voltage<br>level may be a

See [Figure](#page-13-1) 42 for an example Sallen-Key low-pass filter, in which the OPA842 is set up to deliver a low-frequency gain of +2. The filter component values have been selected to achieve a maximally flat Butterworth response with a 5MHz, –3dB bandwidth. The resistor values have been slightly adjusted to compensate for the effects of the 150MHz bandwidth provided by the OPA842 in this configuration. This filter may be combined with the ADC driver suggestions to provide moderate (two-pole) Nyquist filtering, limiting noise, and out-of-band harmonics into the input of an ADC. This filter will deliver the exceptionally low harmonic distortion required by high SFDR ADCs such as the [ADS850](http://focus.ti.com/docs/prod/folders/print/ads850.html) (14-bit, 10MSPS, 82dB SFDR).



**Figure 42. 5MHz Butterworth Low-Pass Active Filter**



### **www.ti.com** SBOS267D –NOVEMBER 2002–REVISED SEPTEMBER 2010

assist in the initial evaluation of circuit performance This is particularly true for video and RF amplifier<br>using the OPA842 in its two package options. Both of circuits where parasitic capacitance and inductance using the OPA842 in its two package options. Both of circuits where parasitic capacitance and inductance these are offered free of charge as unpopulated can play a major role on circuit performance. A<br>PCBs, delivered with a user's quide. The summary SPICE model for the OPA842 is available through the PCBs, delivered with a user's quide. The summary information for these fixtures is shown in [Table](#page-14-0) 1. The web page [\(www.ti.com](http://www.ti.com)). The applications group is



<span id="page-14-0"></span>

small-signal ac performance. The demonstration fixtures can be requested at the Texas Instruments web site ([www.ti.com\)](http://www.ti.com) through the [OPA842](http://focus.ti.com/docs/prod/folders/print/opa694.html) product folder.

voltage-feedback op amp, a wide range of resistor values may be used for the feedback and gain setting may be set equal to the required termination value.<br>
resistors. The primary limits on these values are set However, at low inverting gains, the resultant resistors. The primary limits on these values are set by dynamic range (noise and distortion) and parasitic feedback resistor value can present a significant load<br>capacitance considerations. For a noninverting to the amplifier output. For example, an inverting gain capacitance considerations. For a noninverting to the amplifier output. For example, an inverting gain unity-gain follower application. the feedback of 2 with a 50 $\Omega$  input matching resistor (equal to R<sub>G</sub>) unity-gain follower application, the feedback of 2 with a 50Ω input matching resistor (equal to R<sub>G</sub>) connection should be made with a 25Ω resistor—not would require a 100Ω feedback resistor, which would connection should be made with a  $25Ω$  resistor-not a direct short. This will isolate the inverting input contribute to output loading in parallel with the capacitance from the output pin and improve the external load. In such a case, it would be preferable capacitance from the output pin and improve the external load. In such a case, it would be preferable frequency response flatness. Usually, the feedback to increase both the  $R_F$  and  $R_G$  values, and then frequency response flatness. Usually, the feedback to increase both the R<sub>F</sub> and R<sub>G</sub> values, and then resistor value should be between 200 $\Omega$  and 1k $\Omega$ . achieve the input matching impedance with a third resistor value should be between 200 $Ω$  and 1k $Ω$ . Below 200 $\Omega$ , the feedback network will present resistor to ground (see [Figure](#page-10-1) 38). The total input additional output loading which can degrade the impedance becomes the parallel combination of  $R_G$ <br>harmonic distortion performance of the OPA842 and the additional shunt resistor. harmonic distortion performance of the OPA842. Above 1kΩ, the typical parasitic capacitance (approximately 0.2pF) across the feedback resistor **BANDWIDTH vs GAIN** may cause unintentional band limiting in the amplifier<br>
voltage-feedback op amps exhibit decreasing<br>
closed-loop bandwidth as the signal gain is

A good rule of thumb is to target the parallel increased. In theory, this relationship is described by combination of R<sub>F</sub> and R<sub>G</sub> (see [Figure](#page-10-0) 37) to be less the GBP shown in the specifications. Ideally, dividing than about 200 $\Omega$ . The combined impedance R<sub>F</sub> || R<sub>G</sub> GBP by the noninverting signal gain (also called the than about 200Ω. The combined impedance  $R_F || R_G$  GBP by the noninverting signal gain (also called the inverting input capacitance, placing *Noise Gain*, or NG) will predict the closed-loop interacts with the inverting input capacitance, placing an additional pole in the feedback network, and thus bandwidth. In practice, this only holds true when the a zero in the forward response. Assuming a 2pF total phase margin approaches 90 degrees, as it does in parasitic on the inverting node, holding  $R_F \parallel R_G$  < high-gain configurations. At low signal gains, most  $200\Omega$  will keep this pole above 400MHz. By itself, this amplifiers will exhibit a more complex response with 200Ω will keep this pole above 400MHz. By itself, this amplifiers will exhibit a more complex response with constraint implies that the feedback resistor  $R_F$  can lower phase margin. The OPA842 is optimized to constraint implies that the feedback resistor  $R_F$  can lower phase margin. The OPA842 is optimized to increase to several  $k\Omega$  at high gains. This is give a maximally flat second-order Butterworth increase to several kΩ at high gains. This is give a maximally flat second-order Butterworth acceptable as long as the pole formed by R<sub>F</sub> and any response in a gain of 2. In this configuration, the acceptable as long as the pole formed by  $R_F$  and any parasitic capacitance appearing in parallel is kept out of the frequency range of interest. margin and will show a typical –3dB bandwidth of

**DESIGN-IN TOOLS MACROMODELS AND APPLICATIONS SUPPORT**

**DEMONSTRATION FIXTURES** Computer simulation of circuit performance using<br>SPICE is often a quick way to analyze the Two printed circuit boards (PCBs) are available to performance of the OPA842 and its circuit designs.<br>
assist in the initial evaluation of circuit performance This is particularly true for video and RF amplifier also available for design assistance. These models predict typical small-signal ac, transient steps, dc performance, and noise under a wide variety of **OPERING CONDERING CONDERING CONDERINGERY CONDERING PRODUCT PRODUCT** data sheet. These models do not attempt to distinguish between the package types in the

### **OPERATING SUGGESTIONS**

**OPTIMIZING RESISTOR VALUES In the inverting configuration, an additional design consideration must be noted. R<sub>G</sub> becomes the input** Since the OPA842 is a unity-gain stable, resistor and therefore the load impedance to the voltage-feedback op amp, a wide range of resistor driving source. If impedance matching is desired,  $R_G$ 

OPA842 has approximately 60 degrees of phase 150MHz. When the phase margin is 60 degrees, the closed-loop bandwidth is approximately  $\sqrt{2}$  greater

than the value predicted by dividing GBP by the noise The Typical [Characteristics](#page-4-0) show the recommended gain. Increasing the gain will cause the phase margin  $R_S$  vs Capacitive Load (see [Figure](#page-6-0) 15) and the to approach 90 degrees and the bandwidth to more resulting frequency response at the load. The closely approach the predicted value of (GBP/NG). At criterion for setting the recommended resistor is a gain of +10, the 21MHz bandwidth shown in the maximum bandwidth, flat frequency response at the Electrical [Characteristics](#page-2-0) agrees with that predicted load. Since there is now a passive low-pass filter using the simple formula and the typical GBP of between the output pin and the load capacitance, the 200MHz. response at the output pin itself is typically somewhat

demanding load of a doubly-terminated transmission<br>line. When a 50 $\Omega$  line is driven, a series 50 $\Omega$  into the<br>cable and a terminating 50 $\Omega$  load at the end of the<br>cable are used. Under these conditions, the cable<br>imped frequency range, and the total effective load on the Parasitic capacitive loads greater than 2pF can begin OPA842 is 100Ω in parallel with the resistance of the to degrade the performance of the OPA842. Long teedback network. The Electrical Characteristics PCB traces, unmatched cables, and connections to feedback network. The Electrical [Characteristics](#page-2-0) show a +2.8V/–3.3V swing into this load—which will multiple devices can easily cause this value to be then be reduced to a +1.4V/–1.65V swing at the exceeded. Always consider this effect carefully, and termination resistor. The ±90mA output drive over add the recommended series resistor as close as temperature provides adequate current drive margin possible to the OPA842 output pin (see Board Layout temperature provides adequate current drive margin for this load. Higher voltage swings (and lower section). distortion) are achievable when driving higher impedance loads. **DISTORTION PERFORMANCE**

A single video load typically appears as a 150Ω load The OPA842 is capable of delivering an exceptionally (using standard 75Ω cables) to the driving amplifier. I low distortion signal at high frequencies and low The OPA842 provides adequate voltage and current gains. The distortion plots in the Typical drive to support up to three parallel video loads (50Ω Characteristics show the typical distortion under a total load) for an NTSC signal. With only one load, the OPA842 achieves an exceptionally low limited to 100dB dynamic range. The OPA842

One of the most demanding, and yet very common,<br>load conditions for an op amp is capacitive loading. A<br>high-speed, high open-loop gain amplifier like the<br>nogligible third bermonic component. Focusing then high-speed, high open-loop gain amplifier like the<br>
orgative that a regulation component. Focusing then<br>
orgated combine to decreased on the second-harmonic component. Focusing then<br>
drability and closed-loop response pea response, but rather shifts it and adds a zero at a higher frequency. The additional zero acts to cancel the phase lag from the capacitive load pole, thus increasing the phase margin and improving stability.



resulting frequency response at the load. The peaked, and becomes flat after the roll-off action of **OUTPUT DRIVE CAPABILITY** the RC network. This is not a concern in most The OPA842 has been optimized to drive the applications, but can cause clipping if the desired<br>demanding load of a doubly-terminated transmission swing limit. Such clipping would be most likely to

low distortion signal at high frequencies and low distortion does not rise above –100dBc until either the signal level exceeds 0.5V and/or the fundamental **DRIVING CAPACITIVE LOADS** frequency exceeds 500kHz. Distortion in the audio<br>band is  $\leq -120$ dBc. Generally, until the fundamental



approximately 600Hz. Starting from the –100dBc second-harmonic for  $2V_{PP}$  into 200 $\Omega$ , G = +2 distortion at 1MHz (from the Typical Characteristics), the second-harmonic distortion at 20kHz should be approximately:

### $-100$ dB – 20log (1MHz/20kHz) =  $-134$ dBc

<span id="page-16-1"></span>The OPA842 has an extremely low third-order harmonic distortion. This also gives an exceptionally good two-tone, third-order intermodulation intercept, as shown in the Typical Characteristics. This intercept curve is defined at the 50Ω load when driven through a 50Ω-matching resistor to allow direct comparisons to RF MMIC devices. This network attenuates the voltage swing from the output pin to the load by 6dB. If the OPA842 drives directly into the input of a **Figure 43. Op Amp Noise Analysis Model** high-impedance device, such as an ADC, this 6dB attenuation is not taken. Under these conditions, the<br>intercept will increase by a minimum 6dBm. The<br>intercept is used to predict the intermodulation<br>spurious for two closely spaced frequencies. If the<br>two test frequencies by two closely spaced inequencies. It the<br>two test frequencies,  $f_1$  and  $f_2$ , are specified in terms<br>of average and delta frequency,  $f_0 = (f1 + f2)/2$  and<br> $\Delta f = |f_2 - f_1|/2$ , the two thirdorder, close-in spurious<br>form for  $\frac{1}{2}$  tones will appear at f<sub>O</sub>  $\pm$  (3 •  $\Delta$ f). The difference presented in [Figure](#page-16-1) 43. between the two equal test-tone power levels and these intermodulation spurious power levels is given by 2  $\bullet$  (IM<sub>3</sub> – P<sub>O</sub>), where IM<sub>3</sub> is the intercept taken from the Typical Characteristic curve and  $P_{\Omega}$  is the power level in dBm at the 50Ω load for one of the two closely-spaced test frequencies. For instance, at Dividing this expression by the noise gain [NG =  $(1 +$ 10MHz, the OPA842 at a gain of +2 has an intercept  $R_F/R_G$ ) will give the equivalent input-referred spot of 45dBm at a matched 500 load. If the full envelope noise voltage at the noninverting input, as shown in of 45dBm at a matched 50Ω load. If the full envelope noise voltage at the two frequencies needs to be 2V<sub>PP</sub>, this requires Equation 4. of the two frequencies needs to be  $2V_{PP}$ , this requires each tone to be 4dBm. The third-order each tone to be 4dBm. intermodulation spurious tones will then be 2 • (45 – 4) = 82dBc below the test-tone power level (-80dBm). If this same  $2V_{PP}$  two-tone envelope were delivered directly into the input of an ADC without the matching loss or loading of the 50Ω network, the circuit presented in [Figure](#page-10-0) 37 will give a total output intercept would increase to at least 51dBm. With the spot noise voltage of 6.6nV/√Hz and an equivalent same signal and gain conditions driving directly into a input spot noise voltage of 3.3nV/√Hz.<br>light load, the spurious tones will then be at least a Narrow hand communications suct

<span id="page-16-3"></span>distortion with low input noise terms. Both the input-referred voltage noise and the two terminating resistor,  $R_T$ , has been set to match the input-referred current noise terms combine to give a source impedance,  $R_S$  (see Figure 37). input-referred current noise terms combine to give a low output noise under a wide variety of operating conditions. [Figure](#page-16-1) 43 shows the op amp noise  $\frac{1}{2}$  analysis model with all the noise terms included. In this model, all the noise terms are taken to be noise voltage or current density terms in either nV/ $\sqrt{Hz}$  or Evaluating [Equation](#page-16-3) 5 for the circuit of [Figure](#page-10-0) 37<br>pA/ $\sqrt{Hz}$ . gives a noise figure = 17.6dB.



$$
E_{\rm O} = \sqrt{\left(E_{\rm Ni}^2 + (I_{\rm BN}R_{\rm S})^2 + 4kTR_{\rm S}\right)NG^2 + (I_{\rm Bi}R_{\rm F})^2 + 4kTR_{\rm F}NG}
$$
\n(3)

$$
E_{N} = \sqrt{E_{Nl}^{2} + (I_{BN}R_{S})^{2} + 4kTR_{S} + (\frac{I_{BI}R_{F}}{NG})^{2} + \frac{4kTR_{F}}{NG}}
$$
\n(4)

Evaluating these two equations for the OPA842

<span id="page-16-2"></span><span id="page-16-0"></span> $2 \cdot (51 - 4) = 94$ dBc below the  $1V_{PP}$  test-tone signal<br>levels.<br>levels.<br>levels.<br>levels. expression (see [Equation](#page-16-2) 4), may be used to **NOISE PERFORMANCE** calculate the noise figure. Equation <sup>5</sup> shows this The OPA842 complements its ultralow harmonic socies figure expression using the NG of [Equation](#page-16-2) 4<br>distortion with low input noise terms. Both the stort the noninverting configuration where the input

$$
NF = 10\log\left[2 + \frac{E_N^2}{kTR_s}\right]
$$
<sup>KT = 4E - 21J at 290 kelvins</sup> (5)

gives a noise figure =  $17.6$ dB.

<span id="page-17-0"></span>291mW The OPA842 can provide excellent dc signal  $\frac{M}{V} = \frac{M}{V}$  accuracy due to its high  $M$  aximum  $T_y = +85^\circ \text{C} + (0.29 \text{W} \cdot (150^\circ \text{C/W}) =$ common-mode rejection, high power-supply rejection, and low input offset voltage and bias current offset errors. To take full advantage of this low input offset **BOARD LAYOUT** voltage, careful attention to input bias current Achieving optimum performance with cancellation is also required. The high-speed input<br>stage for the OPA842 has a relatively high input bias<br>requires careful attention to board layout parasitics current (20µA typ into the pins) but with a very close and external component types. Recommendations match between the two input currents—typically that will optimize performance include:  $0.35\mu A$  input offset current. The total output offset voltage may be considerably reduced by matching **a) Minimize parasitic capacitance to any ac**  $f$  the source impedances looking out of the two inputs. For example, one way to add bias current capacitance on the output and inverting input pins cancellation to the circuit of [Figure](#page-10-0) 37 would be to can cause instability: on the noninverting input, it can<br>
insert a 1750 series resistor into the noninverting react with the source impedance to cause insert a 175Ω series resistor into the noninverting be react with the source impedance to cause<br>input from the 50Ω terminating resistor. When the bunintentional bandlimiting. To reduce unwanted input from the 50Ω terminating resistor. When the unintentional bandlimiting. To reduce unwanted<br>50Ω source resistor is dc-coupled this will increase capacitance, a window around the signal I/O pins  $50\Omega$  source resistor is dc-coupled, this will increase capacitance, a window around the signal I/O pins the source impedance for the noninverting input bias should be opened in all of the ground and power the source impedance for the noninverting input bias should be opened in all of the ground and power<br>current to 2000. Since this is now equal to the planes around those pins. Otherwise, ground and current to 200 $Ω$ . Since this is now equal to the impedance looking out of the inverting input power planes should be unbroken elsewhere on the  $(R<sub>r</sub> || R<sub>o</sub>)$  the circuit will cancel the gains for the bias board.  $(R_F || R_G)$ , the circuit will cancel the gains for the bias currents to the output leaving only the offset current currents to the output leaving only the offset current<br>times the feedback resistor as a residual dc error<br>term at the output. Using a 402 $\Omega$  feedback resistor,<br>this output error will now be less than<br> $1\mu A \cdot 402\Omega = 0.4$ m

most applications. Maximum desired junction decoupled with these capacitors. Larger (2.2µF to<br>temperature would set the maximum allowed internal 6.8µF) decoupling capacitors, effective at lower temperature would set the maximum allowed internal power dissipation as described below. In no case frequency, should also be used on the main supply should the maximum iunction temperature be allowed pins. These may be placed somewhat farther from should the maximum junction temperature be allowed to exceed +175°C.  $\overline{ }$   $\overline{ }$   $\overline{ }$   $\overline{ }$   $\overline{ }$  the device and may be shared among several

Operating junction temperature  $(T_{J})$  is given by  $T_A + P_D \bullet \theta_{JA}$ . The total internal power dissipation  $(P_D)$  **c) Careful selection and placement of external**<br>is the sum of quiescent power (P<sub>po</sub>) and additional **components will preserve the high-frequency** is the sum of quiescent power  $(P_{DQ})$  and additional **components will preserve the high-frequency**<br>power dissipated in the output stage  $(P_{DQ})$  to deliver **performance of the OPA842.** Resistors should be a power dissipated in the output stage (P<sub>DL</sub>) to deliver **performance of the OPA842.** Resistors should be a load power. Quiescent power is simply the specified very low reactance type. Surface-mount resistors load power. Quiescent power is simply the specified very low reactance type. Surface-mount resistors very have work best no-load supply current times the total supply voltage work best and allow a tighter overall layout. Metal-film<br>across the part PDL will depend on the required and carbon composition, axially leaded resistors can across the part. PDL will depend on the required and carbon composition, axially leaded resistors can<br>output signal and load but would for a grounded also provide good high-frequency performance. output signal and load but would, for a grounded also provide good high-frequency performance.<br>resistive load be at a maximum when the output is Again, keep the leads and PCB trace length as short resistive load, be at a maximum when the output is a Again, keep the leads and PCB trace length as short resistors in a<br>Fixed at a voltage equal to 1/2 of either supply voltage as possible. Never use wire-wound type resist fixed at a voltage equal to 1/2 of either supply voltage as possible. Never use wire-wound type resistors in a<br>(for equal bipolar supplies) Under this worst-case bightrequency application. Since the output pin and (for equal bipolar supplies). Under this worst-case hightrequency application. Since the output pin and  $\text{condition}$   $P_{\text{eq}} = \frac{V_{\text{eq}}}{4 \cdot R}$ . where R, includes inverting input pin are the most sensitive to parasitic condition,  $P_{DL} = V_{S2}/(4 \cdot R_L)$ , where  $R_L$  includes inverting input pin are the most sensitive to parasitic feedback network loading. The state of the capacitance, always position the feedback and series

Note that it is the power in the output stage and not in output pin. Other network components, such as the load that determines internal power dissipation.

using an OPA842IDBV (SOT23-5 package) in the component mounting is allowed, place the feedback<br>circuit of Figure 37 operating at the maximum resistor directly under the package on the other side circuit of [Figure](#page-10-0) 37 operating at the maximum of the board between the output and inverting input specified ambient temperature of +85°C.



**DC OFFSET CONTROL**  $P_D = 10V \cdot 22.5mA + 5^2/[4 \cdot (100Ω || 800Ω)] =$ 

requires careful attention to board layout parasitics

power and ground traces to minimize inductance **THERMAL ANALYSIS** between the pins and the decoupling capacitors. The The OPA842 will not require heat sinking or airflow in power-supply connections should always be most applications Maximum desired junction decoupled with these capacitors. Larger  $(2.2 \mu F$  to devices in the same area of the PCB.

output resistor, if any, as close as possible to the noninverting input termination resistors, should also As a worst-case example, compute the maximum  $T_J$  be placed close to the package. Where double-side As a version on  $\overline{D}$  be placed close to the package. Where double-side version and  $\overline{D}$  package in the component pins. Even with a low parasitic capacitance shunting the external resistors, excessively high resistor values



degrade performance. Good axial metal-film or surface-mount resistors have approximately 0.2pF in pin-to-pin capacitance introduced by the socket can shunt with the resistor. For resistor values greater create an extremely troublesome parasitic network, than 1.5kΩ, this parasitic capacitance can add a pole which can make it almost impossible to achieve a and/or a zero below 500MHz that can affect circuit smooth, stable frequency response. Best results are operation. Keep resistor values as low as possible obtained by soldering the OPA842 onto the board. consistent with load-driving considerations. It has been suggested here that a good starting point for **INPUT AND ESD PROTECTION** design would be to set  $R_G \parallel R_F \le 200\Omega$ . Doing this

<span id="page-18-0"></span>**d)** Connections to other wideband devices on the small geometry devices. These breakdowns are board may be made with short, direct traces or reflected in the Absolute Maximum Ratings table. All **board may be made with short, direct traces or** reflected in the Absolute [Maximum](#page-1-0) Ratings table. All connections, consider the trace and the input to the diodes to the power supplies, as shown in [Figure](#page-18-0) 44. next device as a lumped capacitive load. Relatively wide traces (50mils to 100mils) should be used, preferably with ground and power planes opened up around them. Estimate the total capacitive load and set  $R_s$  from the plot of Recommended  $R_s$  vs Capacitive Load [\(Figure](#page-6-0) 15). Low parasitic capacitive loads (less than 5pF) may not need an  $R<sub>S</sub>$  since the OPA842 is nominally compensated to operate with a 2pF parasitic load. Higher parasitic capacitive loads without an  $R<sub>S</sub>$  are allowed as the signal gain increases (increasing the unloaded phase margin). If **Figure 44. Internal ESD Protection** a long trace is required, and the 6dB signal loss intrinsic to a doubly-terminated transmission line is These diodes provide moderate protection to input acceptable, implement a matched impedance overdrive voltages above the supplies as well. The transmission line using microstrip or stripline protection diodes can typically support 30mA<br>techniques (consult an ECL design handbook for continuous current. Where higher currents are techniques (consult an ECL design handbook for continuous current. Where higher currents are microstrip and stripline layout techniques). A  $50\Omega$  possible (for example, in systems with +15V supply microstrip and stripline layout techniques). A  $50\Omega$  possible (for example, in systems with  $\pm 15V$  supply environment is normally not necessary on board, and parts driving into the OPA842) current-limiting series environment is normally not necessary on board, and parts driving into the OPA842), current-limiting series<br>in fact, a higher impedance environment will improve resistors should be added into the two inputs. Keep in fact, a higher impedance environment will improve resistors should be added into the two inputs. Keep distortion versus load plots.<br>distortion as shown in the distortion versus load plots. These resistor values as low a distortion as shown in the distortion versus load plots. these resistor values as low as possible since high<br>With a characteristic board trace impedance defined by values degrade both noise performance and With a characteristic board trace impedance defined values degrade both noise performance and<br>based on board material and trace dimensions, a correquency response Figure 45 shows an example based on board material and trace dimensions, a frequency response. [Figure](#page-18-1) 45 shows an example matching series resistor into the trace from the output protection circuit for I/O voltages that may exceed the of the OPA842 is used as well as a terminating shunt supplies. resistor at the input of the destination device. Remember also that the terminating impedance will be the parallel combination of the shunt resistor and input impedance of the destination device; this total effective impedance should be set to match the trace impedance. If the 6dB attenuation of a doublyterminated transmission line is unacceptable, a long trace can be series terminated at the source end only. Treat the trace as a capacitive load in this case and set the series resistor value as shown in the plot of  $R<sub>S</sub>$  vs Capacitive Load. This will not preserve signal integrity as well as a doubly-terminated line. If the input impedance of the destination device is low, there will be some signal attenuation due to the voltage divider formed by the series output into the terminating impedance.

can create significant time constants that can **e) Socketing a high-speed part like the OPA842 is**

would be to set right the Ebost. Boiling and minimize the effect of the parasitic capacitance.<br>and minimize the effect of the parasitic capacitance.<br>breakdown voltages are relatively low for these very **device pins have limited ESD protection using internal** 



overdrive voltages above the supplies as well. The protection circuit for I/O voltages that may exceed the



<span id="page-18-1"></span>**Figure 45. Gain of +2 with Input Protection**

### **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.



### **Changes from Revision B (March, 2006) to Revision C Page**

• Changed minimum storage temperature range from −40°C to −65°C ... [2](#page-1-2)



### **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 24-Aug-2018

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

Texas<br>Instruments

### **TAPE AND REEL INFORMATION**





### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**







TEXAS<br>INSTRUMENTS

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 13-Jan-2018



\*All dimensions are nominal





## **PACKAGE OUTLINE**

## **D0008A SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



## **EXAMPLE BOARD LAYOUT**

## **D0008A SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## **EXAMPLE STENCIL DESIGN**

## **D0008A SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.





## **PACKAGE OUTLINE**

**DBV0005A SOT-23 - 1.45 mm max height** 

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. Refernce JEDEC MO-178.
- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.



## **EXAMPLE BOARD LAYOUT**

## **DBV0005A SOT-23 - 1.45 mm max height**

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## **EXAMPLE STENCIL DESIGN**

## **DBV0005A SOT-23 - 1.45 mm max height**

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html\)](http://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](http://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated