

CD4034B Types

CMOS 8-Stage Static Bidirectional Parallel/Serial Input/Output Bus Register

High-Voltage Types (20-Volt Rating)

■ CD4034B is a static eight-stage parallel-or serial-input parallel-output register. It can be used to:

1) bidirectionally transfer parallel information between two buses, 2) convert serial data to parallel form and direct the parallel data to either of two buses, 3) store (recirculate) parallel data, or 4) accept parallel data from either of two buses and convert that data to serial form. Inputs that control the operations include a single-phase CLOCK (CL), A DATA ENABLE (AE), ASYNCHRO-NOUS/SYNCHRONOUS (A/S), A-BUS-TO-B-BUS/B-BUS-TO-A-BUS (A/B), and PAR-ALLEL/SERIAL (P/S).

Data inputs include 16 bidirectional parallel data lines of which the eight A data lines are inputs (3-state outputs) and the B data lines are outputs (inputs) depending on the signal level on the A/B input. In addition, an input for SERIAL DATA is also provided.

All register stages are D-type master-slave flip-flops with separate master and slave clock inputs generated internally to allow synchronous or asynchronous data transfer from master to slave. Isolation from external noise and the effects of loading is provided by output buffering.

PARALLEL OPERATION

A high P/S input signal allows data transfer into the register via the parallel data lines synchronously with the positive transition of the clock provided the A/S input is low. If the A/S input is high the transfer is independent of the clock. The direction of data flow is controlled by the A/B input. When this signal is high the A data lines are inputs (and B data lines are outputs); a low A/B signal reverses the direction of data flow.

The AE input is an additional feature which allows many registers to feed data to a common bus. The A DATA lines are enabled only when this signal is high.

Data storage through recirculation of data in each register stage is accomplished by making the A/B signal high and the AE signal low.

Applications:

- Parallel Input/Parallel Output, Serial Input/Parallel Output, Serial Input/Serial Output Register
- Shift right/shift left register
- Shift right/shift left with parallel loading
- Address register
- Buffer register
- Bus system register with enable parallel lines at bus side
- Double bus register system
- Up-Down Johnson of ring counter
- Pseudo-random code generators
- Sample and hold register (storage, counting, display)
- Frequency and phase comparator

SERIAL OPERATION

A low P/S signal allows serial data to transfer into the register synchronously with the positive transition of the clock. The A/S input is internally disabled when the register is in the serial mode (asynchronous serial operation is not allowed).


The serial data appears as output data on either the B lines (when A/B is high) or the A lines (when A/B is low and the AE signal is high).

Register expansion can be accomplished by simply cascading CD4034B packages.

The CD4034B types are supplied in 24-lead hermetic dual-in-line ceramic packages (F3A suffix), 24-lead dual-in-line plastic packages (E suffix), 24-lead small-outline packages (M, M96, and NSR suffixes), and 24-lead thin shrink small-outline packages (PW and PWR suffixes).

MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (Vpp)

DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to V _{SS} Terminal)	-0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5V to V _{DD} +0.5V
DC INPUT CURRENT, ANY ONE INPUT	
POWER DISSIPATION PER PACKAGE (PD):	
For T _A = -55°C to +100°C	
For $T_A = +100^{\circ}$ C to $+125^{\circ}$ C	Derate Linearity at 12mW/ ^O C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Packa	ge Types)
OPERATING-TEMPERATURE RANGE (TA)	
STORAGE TEMPERATURE RANGE (Tstg)	
LEAD TEMPERATURE (DURING SOLDERING);	
At distance $1/16 \pm 1/32$ inch (1.59 ± 0.79 mm) from case for 10s	max +265°C




Features:


- Bidirectional parallel data input
- Parallel or serial inputs/parallel outputs
- Asynchronous or synchronous parallel data loading
- Parallel data-input enable on "A" data lines (3-state output)
- Data recirculation for register expansion
- Multipackage register expansion
- Fully static operation dc-to-10 MHz (typ.) at V_{DD} = 10 V
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25^oC
- Noise margin (over full package-temperature range):
 - 1 V at V_{DD} = 5 V
 - 2 V at V_{DD} = 10 V
 - 2.5 V at V_{DD} = 15 V
- Meets all requirements of JEDEC Tentative Standard No. 138, "Standard Specifications for Description of 'B' Series CMOS Devices"


RECOMMENDED OPERATING CONDITIONS at T_A = 25°C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:


CUADA.	CTERISTIC	V _{DD}	LIM			
СНАКА	LIERISTIC	(v)	Min.	Max.	UNITS	
Supply-Voltage Range Temperature Rang	e (For T _A = Full Package- e)		3	18	V	
Data Setup Time, t _S		5	160	_		
	Serial Data to Clock	10	60	-	ns	
		15	40	_		
		5	50			
	Parallel Data to Clock	10	30	-	ns	
		15	20	_		
		5	350	-		
Clock Pulse Width, tw	I	10	140	_	ns	
		15	80	-		
		5		2		
Clock Input Frequency, f _{CL}		10	dc	5	MHz	
		15		7		
Clock Input Rise or F	all Time, t _r CL, t _f CL*	5, 10, 15	_	15	μs	


*If more than one unit is cascaded trCL should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.















* INPUT REFERS TO ANY OF THE "A" OR "B" DATA INPUTS, "A" ENABLE, SERIAL INPUT, A/B, P/S, OR A/S INPUTS ** TSLH AND TSHL ARE SET-UP TIMES 9205-20078

3

COMMERCIAL CMOS HIGH VOLTAGE ICs

Fig. 3 - Synchronous operation propagation delay times, transition times, and set-up times.




3-99

Vss

STATIC ELECTRICAL CHARACTERISTICS

CHARAC- TERISTIC								URE\$ (^o	C)	U N I T	
	Vo								+25		S
	(V)	(V)	(V)	-55	40	+85	+125	Min.	Тур.	Max.	
Quiescent		0,5	5	5	5	150	150		0.04	5	
Device Current,		0,10	10	10	10	300	300	-	0.04	10	μA
I _{DD} Max.		0,15	15	20	20	600	600	-	0.04	20	
		0,20	20	100	100	3000	3000	-	0.08	100	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	
(Sink) Current		0,10	10	1.6	- 1.5	1.1	0.9	1.3	2.6		
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	1	_	mΑ
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2		
Current, I _{OH} Min.	9.5	0,10	10	1.6	-1.5	-1.1	-0.9	-1.3	-2.6		
	13.5	0,15	15	-4.2	4	-2.8	- 2.4	-3.4	-6.8	-	
Output Voltage:		0,5	5		0	05		_	0	0.05	
Low Level,	—	0,10	10		0		0	0.05			
V _{OL} Max.	-	0,15	15		0.	-	0	0.05			
Output		0,5	- 5	4.95				4.95	5	-	
Voltage:	_	0,10	10		9	95	9.95	10	_	1	
High-Level, V _{OH} Min.		0,15	15		14	14.95	15	-			
Input Low	0.5,4.5		5			1.5		_	-	1.5	
Voltage	1,9	-	10			3		-	-	3	
VIL Max.	1.5,13.5		15			4			_	4	l v
Input High	0.5,4.5	-	5		3	3.5		3.5	_	_	
Voltage,	1,9	-	10			7		7	_	-	1
V _{IH} Min.	1.5,13.5		15			11		11	_	-	
Input Current * I _{IN} Max.	-	0,18	18	±0.1	±0.1	±1	±1	-	±10-5	±0.1	μA
3-State Output Leakage Current IOUT Max.	0,18	0,18	18	±0.4	±0.4	±12	±12	-	±10-4	±0.4	μΑ



* All inputs except A and B Lines.




Fig. 8 — Minimum output high (source) current characteristics.





Fig. 9 - Typical transition time as a function of load capacitance.






Fig. 11 - Register stage logic diagram (1 of 8 stages).





Fig. 12 – Typical dynamic power dissipation as a function of clock frequency.



3

COMMERCIAL CMOS HIGH VOLTAGE ICs

Fig. 13 – Dynamic power dissipation test circuit.




Fig. 14 - Quiescent-device-current test circuit.




Fig. 15 - Input-current test circuit.

TRUTH TABLE FOR REGISTER INPUT-LEVELS AND RESULTING REGISTER OPERATION

"A" Enable	P/S	A/B	A/S	Operation*
0	0	0	х	Serial Mode; Synch. Serial Data Input, "A" Parallel Data Outputs Disabled
0	0	1	Х	Serial Mode; Synch. Serial Data Input, "B" Parallel Data Output
0	1	0	0	Parallel Mode; "B" Synch. Parallel Data Inputs, "A" Parallel Data Outputs Disabled
0	1	0	1	Parallel Mode; "B" Asynch. Parallel Data Inputs, "A" Parallel Data Outputs Disabled
0	1	1	0	Parallel Mode; "A" Parallel Data Inputs Disabled, "B" Parallel Data Outputs, Synch. Data Recirculation
0	1	1	1	Parallel Mode; "A" Parallel Data Inputs Disabled, "B" Parallel Data Outputs, Asynch. Data Recirculation
1	0	0	Х	Serial Mode; Synch. Serial Data Input, "A" Parallel Data Output
1	0	1	X	Serial Mode; Synch. Serial Data Input, "B" Parallel Data Output
1	1	0	0	Parallel Mode; "B" Synch. Parallel Data Input, "A" Parallel Data Output
1	1	0	1	Parallel Mode; "B" Asynch. Parallel Data Input, "A" Parallel Data Output
1	1	1	0	Parallel Mode; "A" Synch. Parallel Data Input, "B" Parallel Data Output
1	1	1	1	Parallel Mode; "A" Asynch. Parallel Data Input, "B" Parallel Data Output

Outputs change at positive transition of clock in the serial mode and when the A/S control input is "low in the parallel mode. During transfer from parallel to serial operation A/S should remain low in order to prevent D_S transfer into Flip Flops.


1 = HIGH LEVEL 0 = LOW LEVEL X = DON'T CARE


3-101

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$; input $t_r, t_t = 20 \text{ ns}$,


 $C_{\rm L} = 50 \ pF$, $R_{\rm L} = 200 \ k\Omega$


CHARACTERIST		V _{DÓ} (V)		LIMITS			
CHARACTERIST		VDD (V)	MIN.	TYP.	MAX.	UNITS	
Propagation Delay Time,	tens, tesh	5	_	350	700		
A(B) Parallel Data In to		10	—	120	240		
B(A) Parallel Data Out		15	_	85	170		
Serial to Parallel Data O	ut						
3-State Propagation Delay	TPLZ, TPHZ	5		200	400	1	
A/B or AE to "A" OUT	tpzl, tpzh	10	_	80	160		
	· ·	15	i _	60	120		
Transition Time,	tTHL, TTLH	5		100	200	1	
		10	-	50	100		
		15	- 1	40	80		
Minimum Data Setup Time	tsu	5		80	160	1	
Serial Data to Clock	6	10	-	30	60	ns	
1		15	-	20	40		
	,	5	-	25	50	1	
Parallel Data to Clo	ck	10		15	30		
		15	-	10	. 20		
Minimum Data Hold Time,	t _H	5	-	—	50	1	
		10	_	_	15		
		15	-	- 1	10		
Minimum High-Level		5		175	350	1	
Pulse Width,	tw	10	-	70	140		
AE, P/S, A/S		15	-	40	80		
Maximum Clock		5	2	4	-		
Frequency,	fcl	10	5	10	-	MHz	
		15	7	14			
Minimum Clock Pulse		5	—	125	250		
Width,	tw .	10	-	50	100	ns	
		15	-	35	70		
Maximum Clock Rise or		5,10,15		1	15		
Fall Time,	trCL, trCL*	0,10,10	-	-		μs	
Input Capacitance,	CIN	Any Input		5	7.5	pF	






SERIAL DATA






*If more than one unit is cascaded tCL should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.

Fig. 18 – 16-bit serial in/gated parallel out register.








A "High" ("Low") on the shift Left/Shift Right input allows serial data on the Shift Left Input (Shift Right Input) to enter the register on the positive transition of the clock signal. A "high" on the "A" Enable Input disables the "A" parallel data lines on Reg. 1 and 2 and enables the "A" data lines on registers 3 and 4 and allows parallel data into registers 1 and 2. Other logic schemes may be used in place of registers 3 and 4 for parallel loading.


When parallel inputs are not used Reg. 3 and 4 and associated logic are not required. * Shift left input must be disabled during parallel entry.

Fig. 20 — Shift right/shift left with parallel inputs.










TERMINAL DIAGRAM

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .



COMMERCIAL CMOS HIGH VOLTAGE ICS



Dimensions and pad layout for CD4034BH.



15-Oct-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CD4034BF3A	ACTIVE	CDIP	J	24	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	CD4034BF3A	Samples
CD4034BM	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4034BM	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

15-Oct-2015

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD4034B, CD4034B-MIL :

Catalog: CD4034B

• Military: CD4034B-MIL

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

MECHANICAL DATA

MCDI004A - JANUARY 1995 - REVISED NOVEMBER 1997

CERAMIC DUAL-IN-LINE PACKAGE

J (R-GDIP-T**)



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Window (lens) added to this group of packages (24-, 28-, 32-, 40-pin).
- D. This package can be hermetically sealed with a ceramic lid using glass frit.
- E. Index point is provided on cap for terminal identification.



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated