# TLV1572 2.7 V TO 5.5 V, 10-BIT, 1.25 MSPS SERIAL ANALOG-TO-DIGITAL CONVERTER WITH AUTO-POWERDOWN

SLAS171A - DECEMBER 1997- REVISED SEPTEMBER 1998

8 JJ DO

7 | FS

6 🛮 V<sub>CC</sub>

SCLK

D PACKAGE (TOP VIEW)

VREF [

GND **∏** 3

AIN [

Fast Throughput Rate: 1.25 MSPS

8-Pin SOIC Package

● Differential Nonlinearity Error: < ±1 LSB

■ Integral Nonlinearity Error: < ±1 LSB</p>

 Signal-to-Noise and Distortion Ratio: 59 dB, f(input) = 500 kHz

Single 3-V to 5-V Supply Operation

Very Low Power: 8 mW at 3V; 25mW at 5 V

Auto-Powerdown: 10 μA Maximum

 Glueless Serial Interface to TMS320 DSPs and (Q)SPI Compatible Micro-Controllers

 Inherent Internal Sample and Hold Operation

## **Applications**

- Mass Storage and HDD
- Automotive
- Digital Servos
- Process Control
- General Purpose DSP
- Contact Image Sensor Processing

# description

The TLV1572 is a high-speed 10-bit successive-approximation analog-to-digital converter (ADC) that operates from a single 2.7-V to 5.5-V power supply and is housed in a small 8-pin SOIC package.

The TLV1572 accepts an analog input range from 0 to  $V_{CC}$  and digitizes the input at a maximum 1.25 MSPS throughput rate. The power dissipation is only 8 mW with a 3-V supply or 25 mW with a 5-V supply. The device features an auto-powerdown mode that automatically powers down to 10  $\mu$ A whenever a conversion is not performed.

The TLV1572 communicates with digital microprocessors via a simple 3- or 4-wire serial port that interfaces directly to the Texas Instruments TMS320 DSPs and (Q)SPI compatible microcontrollers without using additional glue logic.

Very high throughput rate, simple serial interface, SO-8 package, 3-V operation, and low power consumption make the TLV1572 an ideal choice for compact or remote high-speed systems.

## **AVAILABLE OPTIONS**


	PACKAGE
TA	SMALL OUTLINE (D)
0°C to 70°C	TLV1572CD
-40°C to 85°C	TLV1572ID



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# functional block diagram



## **Terminal Functions**

TERMINA	L	1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
AIN	4	I	Analog input
CS/Powerdown	1	I	Chip Select. A low on this input enables the TLV1572. A high disables the device and disconnects the power to the TLV1572.
DO	8	0	Serial data output. A/D conversion results are provided at this output pin.
FS	7	I	Frame sync input in DSP mode. The falling edge of the frame sync pulse from DSP indicates the start of a serial data frame shifted out of the TLV1572. The FS input is tied to V <sub>CC</sub> when interfacing to a micro-controller.
GND	3		Ground
SCLK	5	I	Serial clock input. This clock synchronizes the serial data transfer and is also used for internal data conversion.
VCC	6		Power supply, recommend connection to analog supply
V <sub>REF</sub>	2	Ī	Reference voltage input. The voltage applied to this pin defines the input span of the TLV1572.



# TLV1572 2.7 V TO 5.5 V, 10-BIT, 1.25 MSPS SERIAL ANALOG-TO-DIGITAL CONVERTER WITH AUTO-POWERDOWN

SLAS171A - DECEMBER 1997- REVISED SEPTEMBER 1998

# absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, GND to V <sub>CC</sub>	0.3 V to 6.5 V
Analog input voltage range	$-0.3 \text{ V to V}_{CC} + 0.3 \text{ V}$
Reference input voltage	V <sub>CC</sub> + 0.3 V
Digital input voltage range	$-0.3 \text{ V to V}_{CC} + 0.3 \text{ V}$
Operating virtual junction temperature range, T <sub>J</sub>	–40°C to 150°C
Operating free-air temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range, T <sub>Stq</sub>	65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## recommended operating conditions

## power supply

	MIN	NOM MAX	UNIT
V <sub>CC</sub> Supply voltage	2.7	5.5	V

## analog inputs

		MIN	MAX	UNIT
V <sub>AIN</sub>	Analog input voltage	GND	$V_{REF}$	V
VREF	Reference input voltage	2.7	VCC	V

## digital inputs

		MIN	NOM	MAX	UNIT
High-level input voltage, VIH	V <sub>CC</sub> = 3 V to 5.5 V	2.1	2.4		V
Low-level input voltage, V <sub>IL</sub>	V <sub>CC</sub> = 3 V to 5.5 V			8.0	V
Input SCLK frequency	V <sub>CC</sub> = 4.5 V to 5.5 V			20	MHZ
SCLK pulse duration, clock high, tw(SCLKH)	V <sub>CC</sub> = 4.5 V to 5.5 V	23			ns
SCLK pulse duration, clock low, tw(SCLKL)	V <sub>CC</sub> = 4.5 V to 5.5 V	23			ns
Input SCLK frequency	V <sub>CC</sub> = 3 V			10	MHZ
SCLK pulse duration, clock high, tw(SCLKH)	V <sub>CC</sub> = 3 V	45			ns
SCLK pulse duration, clock low, tw(SCLKL)	V <sub>CC</sub> = 3 V	45			ns



electrical characteristics over recommended operating free-air temperature range,  $V_{CC}$  = 5 V,  $V_{REF}$  = 5 V,  $f_{SCLK}$  = 20 MHz (unless otherwise noted)

# digital specifications

	PARAMETER	TEST CONDITIONS	MIN T	YP MAX	UNIT					
Logic inputs										
lιΗ	High-level input current	V <sub>CC</sub> = 5 V	-50	50	μΑ					
Ι <sub>Ι</sub> L	Low-level input current	V <sub>CC</sub> = 5 V	-50	50	μΑ					
Ci	input capacitance			5	pF					
Logic o	outputs									
Vон	High-level output voltage	$I_{OH} = 50  \mu A - 0.5  mA$	Vcc	V <sub>CC</sub> -0.4						
VOL	Low-level output voltage	$I_{OL} = 50  \mu A - 0.5  mA$		0.4						
loz	High-impedance-state output current		-50	50	μΑ					
CO	Output capacitance			pF						

## dc specifications

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
	Resolution			10		Bits		
Accuracy								
INL	Integral nonlinearity	Best fit		±0.5	±1	LSB		
DNL	Differential nonlinearity			±0.3	±1	LSB		
	Offset error			±0.1	±0.15	%FSR		
	Gain error			±0.1	±0.2	%FSR		
Analog inpu	Analog input							
	Input full scale range		GND		Vcc	V		
	Input capacitance			15		pF		
	input leakage current	V <sub>AIN</sub> = 0 to V <sub>CC</sub>			50	μΑ		
Voltage refe	rence input							
V <sub>REF+</sub>	Positive reference voltage		3		VCC	V		
V <sub>REF</sub> -	Negative reference voltage	Internally connects to GND		GND		V		
	Input resistance		2			ΚΩ		
	Input capacitance			300		pF		
Power supp	ly							
loo i loos	Operating cumply current	$V_{CC} = 5.5 \text{ V},  f_{SCLK} = 20 \text{ MHz}$		5.5	8.5	mA		
ICC + IREF	Operating supply current	$V_{CC} = 3 \text{ V},  f_{SCLK} = 10 \text{ MHz}$		2.7		IIIA		
I <sub>PD</sub>	Supply current in powerdown mode	VCC			10	μΑ		
	Power dissipation	V <sub>CC</sub> = 5 V		25		mW		
	Power dissipation	V <sub>CC</sub> = 3 V		8		mW		



electrical characteristics over recommended operating free-air temperature range,  $V_{CC}$  = 5 V,  $V_{REF}$  = 5 V,  $f_{SCLK}$  = 20 MHz (unless otherwise noted) (continued)

# ac specifications

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Signal-to-noise ratio + distortion	$f_{(input)} = 200 \text{ kHz}$	54	58		dB
THD		f <sub>(input)</sub> = 200 kHz	56	60		dB
	Effective number of bits	f <sub>(input)</sub> = 200 kHz	8.7	9.35		Bits
	Spurious-free dynamic range	$f_{(input)} = 200 \text{ kHz}$	57	62		dB
Analog						
BW	Full-power bandwidth	Source impedance = 1 k $\Omega$		12		MHz
BW	Small-signal bandwidth	Source impedance = 1 $k\Omega$		20		Mhz

# timing specifications

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>C</sub>	SCLK period	$V_{CC} = 4.5 \text{ V} - 5.5 \text{ V}$	50			ns
t <sub>C</sub>	SCLK period	$V_{CC} = 2.7 \text{ V} - 3.3 \text{ V}$	100			ns
t <sub>rs</sub>	Reset and sampling period			6		SLCK cycles
t <sub>C</sub>	Conversion period			10		SLCK cycles
t <sub>su1</sub>	FS setup time to SCLK falling edge in DSP mode		10			ns
t <sub>h1</sub>	FS hold time to SCLK falling edge in DSP mode		4			ns
t <sub>su2</sub>	FS setup time to CS falling edge in DSP mode		6			ns
t <sub>h2</sub>	FS hold time to CS falling edge in DSP mode		9			ns
t <sub>d1</sub>	Output delay after SCLK rising edge in DSP mode			15	25	ns
t <sub>d</sub> (L)1	FS falling edge to next SCLK falling edge in DSP mode		6			ns
t <sub>d</sub> (L)2	SCLK rising edge after CS falling edge in μC mode		4			ns
t <sub>d2</sub>	Output delay after SCLK rising edge in μC mode			15	25	ns

Specifications subject to change without notice.

## PARAMETER MEASUREMENT INFORMATION




Figure 1. DSP Mode Timing Diagram




Figure 2.  $\mu$ C Mode Timing Diagram



# definitions of specifications and terminology

## integral nonlinearity

Integral nonlinearity refers to the deviation of each individual code from a line drawn from zero through full scale. The point used as zero occurs 1/2 LSB before the first code transition. The full scale point is defined as level 1/2 LSB beyond the last code transition. The deviation is measured from the center of each particular code to the true straight line between these two points.

#### differential nonlinearity

An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. A differential nonlinearity error of less than  $\pm 1$  LSB ensures no missing codes.

#### zero offset

The first code transition ideally occurs at an analog value 1/2 LSB above  $V_{REF}$ . The zero offset error is defined as the error between the ideal first transition point and the actual first transition. This error effectively shifts left or right an ADC transfer function

### gain error

The first code transition occurs at an analog value 1/2 LSB above negative full scale. The last transition occurs at an analog value 1 1/2 LSB below the nominal full scale. Gain error is the deviation of the actual difference between first and last code transitions and the ideal difference between first and last code transitions.

#### signal-to-noise ratio + distortion (SINAD)

SINAD is the ratio of the rms value of the measured input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for SINAD is expressed in decibels.

### effective number of bits (ENOB)

For a sine wave, SINAD can be expressed in terms of the number of bits. Using the following formula,

$$N = (SINAD - 1.76)/6.02$$

it is possible to get a measure of performance expressed as N, the effective number of bits. Thus, effective number of bits for a device for sine wave inputs at a given input frequency can be calculated directly from its measured SINAD.

#### total harmonic distortion (THD)

THD is the ratio of the rms sum of the first six harmonic components to the rms value of the measured input signal and is expressed as a percentage or in decibels.

#### spurious free dynamic range (SFDR)

SFDR is the difference in dB between the rms amplitude of the input signal and the largest peak spurious signal.




#### **APPLICATION INFORMATION**


The TLV1572 is a 600-ns, 10-bit analog-to-digital converter with the throughput up to 1.25 MSPS at 5 V and up to 625 KSPS at 3 V respectively. To run at its fastest conversion rate, it must be clocked at 20 MHz at 5 V or 10 MHz at 3 V. The TLV1572 can be easily interfaced to microcontrollers, ASICs, DSPs, or shift registers. Its serial interface is designed to be fully compatible with Serial Peripheral Interface (SPI) and TMS320 DSP serial ports. It requires no hardware to interface between the TLV1572 and the microcontrollers ( $\mu$ Cs) with the SPI serial port or the TMS320 DSPs. However, speed is limited by the SCLK rate of the  $\mu$ C or the DSP.

The TLV1572 interfaces to the DSPs over four lines:  $\overline{CS}$ , SCLK, DO, and FS, and interfaces to  $\mu$ Cs over three lines:  $\overline{CS}$ , SCLK, and DO. The FS input must be pulled high in  $\mu$ C mode. The chip is in 3-state and powerdown mode when  $\overline{CS}$  is high. After  $\overline{CS}$  falls, the TLV1572 checks the FS input at the  $\overline{CS}$  falling edge to determine the operation mode. If FS is low, DSP mode is set, else  $\mu$ C mode is set.

# interfacing TLV1572 to TMS320 DSPs

The TLV1572 is compatible with Texas Instruments TMS320 DSP serial ports. Figures 3(a) and 3(b) show the pin connections to interface the TLV1572 to the TMS320 DSPs.





From

a) DSP Serial Port Operating in Burst Mode

b) FS Externally Generated

Figure 3. TLV1570 to DSP Interface




Figure 4. Typical Timing Diagram for DSP Application

In the DSP mode, the FS input must be low when the  $\overline{CS}$  goes low. There is a hold time before the FS input can go high after the  $\overline{CS}$  falling edge to ensure proper mode latching. With  $\overline{CS}$  going low, DO comes out of 3-state but the device is still in powerdown until FS (frame sync signal from DSP) goes high.

The TLV1572 checks FS at the falling edges of SCLK. Once FS is detected high, the sampling of input is started. As soon as FS goes low, the device starts shifting the data out on the DO line. After six null bits, the A/D conversion data becomes available on the SCLK rising edges and is latched by DSP on the falling edges. Figure 4 shows the DSP mode timing diagram.



#### **APPLICATION INFORMATION**

## interfacing TLV1572 to TMS320 DSPs (continued)

The TLV1572 goes into auto-powerdown after the LSB is shifted out. The next FS pulls it out of auto-powerdown as shown in Figure 5. If FS comes on the 16th bit, the next conversion cycle starts from the next rising edge of SCLK allowing back to back conversions as shown in Figure 6. An FS high in the middle of a conversion cycle resets the device and starts a new conversion cycle. Therefore variable-bit transfer is supported if FS appears earlier.

CS can be pulled high asynchronously to put the device into 3-state and powerdown. CS can also be pulled low asynchronously to start checking for FS on the falling edges of the clock.




Figure 5. DSP Application Timing (Intermittent Conversion)




Figure 6. DSP Application Timing (Continuous Conversion)

#### key points

- 1. When CS goes low, if FS is low, it is in DSP mode. FS is sampled twice by a CS falling edge and again by an internally delayed CS falling edge. Even if a glitch appears and one latch latches 1 and another latches 0, the device goes into DSP mode (μC mode requires both latches to latch 1). There is a hold time before FS can go high again after the CS falling edge to ensure proper mode latching as detailed above. With CS going low, DO is in 3-state and the device is in powerdown until a FS rising edge.
- 2. The TLV1572 checks for FS at every falling edge of SCLK. If FS is detected high, the device goes into reset. When FS goes low, the TLV1572 waits for the DSP to latch the first 0 bit.
- 3. Sampling occurs from first falling edge of SCLK after FS going low until the rising edge when the 6th 0 bit is sent out. Thereafter decisions are taken on the rising edges and data is sent out on the rising edges (1 bit delayed). The DSP samples on the falling edge of SCLK. Data is padded with 6 leading zeros.



#### APPLICATION INFORMATION

## key points (continued)

- 4. Note that the device goes into autopower down on the 17th falling edge of SCLK (just after the LSB). The FS rising edge pulls it out of autopower down. If FS comes on the 16th bit, the next conversion cycle starts from the next rising edge allowing back to back conversions. An FS in the middle of a conversion cycle starts a new conversion cycle. Thus variable-bit transfer is supported if FS appears earlier.
- 5. DO goes into 3-state on the 17th rising edge and comes out on a FS rising edge.
- 6. CS can be pulled high asynchronously to put the device into 3-state and powerdown. CS may also be pulled low asynchronously to start checking for FS on the falling edges of the clock.

For applications where the analog input must be sampled at a precise instant in time, data conversion can be initiated by an external conversion start pulse which is completely asynchronous to the SCLK as shown in Figure 4. When a conversion start pulse is received, the pulse is used as a frame sync (FS) signal to initiate the data conversion and transfer. The corresponding timing diagram is shown in Figure 6.

# interfacing TLV1572 to SPI/QSPI compatible microcontrollers (μCs)

The TLV1572 is compatible with SPI and QSPI serial interface standards (Note: the TLV1572 supports the following SPI clock options: clock polarity= 0, i.e. SCLK idles low, and clock phase = 1). Figure 7 shows the pin connections to interface the TLV1572 to SPI/QSPI compatible microcontrollers.




Figure 7. TLV1572 to μC Interface




Figure 8. Typical Timing Diagram for µC Application

To use the TLV1572 in a non-DSP application, the FS input must be pulled high as shown in Figure 8.

A total of 16 clocks are normally supplied for each conversion. If the µC cannot take in 16 bits at a time, it may take 8 bits with 8 clocks and next 8 bits with another 8 clocks. CS must be kept low throughout the conversion. The delay between these two 8-clock periods must not be longer than 100 μs.



#### **APPLICATION INFORMATION**

# interfacing TLV1572 to SPI/QSPI compatible microcontrollers(μCs) (continued)

Unlike the DSP mode in which the conversion is initiated by the FS input signal from the DSP, the conversion is initiated by the incoming SCLK after  $\overline{CS}$  falls. Sampling of the input is started on the first rising edge of SCLK after  $\overline{CS}$  goes low. After six null bits, the A/D conversion data becomes available on SCLK rising edges and is latched by the  $\mu C$  on the falling edges.  $\overline{CS}$  can be pulled high during the conversion before the LSB is shifted out to use the device as a lower resolution ADC. Figure 9 shows the  $\mu C$  mode timing diagram.

The device goes into autopower down after the LSB is shifted out and is brought out of powerdown by the next clock rising edge as shown in Figure 9.




Figure 9. μC Application Timing Diagram

#### key points

- 1. When  $\overline{CS}$  goes low, if FS is high, it is in  $\mu C$  ({Q}SPI) mode. Thus, FS is tied to  $V_{DD}$ . FS is latched twice, on the falling edge of  $\overline{CS}$  and again on an internally delayed falling edge of  $\overline{CS}$ . Only if both latches latch 1, then  $\mu C$  mode is set else DSP mode is set. Only polarity = 0 is supported, i.e. SCLK idles low. Only clock phase = 1 is supported as shown in the timing diagrams.
- 2. For each conversion 16 clocks have to be supplied. If the  $\mu$ C cannot take in 16 bits at a time, it may take 8 bits with 8 clocks and the next 8 bits with another 8 clocks keeping  $\overline{\text{CS}}$  low throughout the conversion. The delay between these two 8-clock periods must not be longer than 100  $\mu$ s.
- 3. Sampling starts on the first rising edge of SCLK and ends on the edge when the 6th 0 bit is sent out. Decisions are made on the rising edge and data is output on the same edge but a bit delayed to avoid noise.
- 4. The device goes into autopower down on the falling edge of the 16th clock and is brought out of powerdown by next first (17th) clock rising edge.
- 5. If the (Q)SPI wants less than a 16-bit transfer,  $\overline{\text{CS}}$  must go high after each transfer. The falling edge of  $\overline{\text{CS}}$  resets the TLV1572 for the next conversion. Thus a 14-bit transfer is possible when using the device as an 8-bit A/D.
- 6.  $\overline{\text{CS}}$  going high puts the device in 3-state and complete powerdown.  $\overline{\text{CS}}$  going low sets the mode and pulls DO out of 3-state.







6-Feb-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	<b>Device Marking</b> (4/5)	Samples
TLV1572CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	V1572C	Samples
TLV1572CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	V1572C	Samples
TLV1572ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	V1572I	Samples
TLV1572IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	V1572I	Samples
TLV1572IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	V1572I	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: Til defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



# PACKAGE OPTION ADDENDUM

6-Feb-2020

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 26-Feb-2019

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All diffoliore de fioriffici												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV1572CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV1572IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 26-Feb-2019



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV1572CDR	SOIC	D	8	2500	350.0	350.0	43.0
TLV1572IDR	SOIC	D	8	2500	350.0	350.0	43.0

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated