## FEATURES

## 4 A peak output current <br> Working voltage

High-side or low-side relative to input: 537 V peak
High-side to low-side differential: 800 V peak
High frequency operation: 1 MHz maximum
3.3 V to 5 V CMOS input logic
4.5 V to 18 V output drive

UVLO at $2.5 \mathrm{~V}_{\mathrm{DD} 1}$
ADuM3223A/ADuM4223A UVLO at 4.1 V VD2 ADuM3223B/ADuM4223B UVLO at 7.0 V VDD2 ADuM3223C/ADuM4223C UVLO at 11.0 V V DD 2

## Precise timing characteristics

54 ns maximum isolator and driver propagation delay
5 ns maximum channel-to-channel matching
CMOS input logic levels
High common-mode transient immunity: $>\mathbf{2 5} \mathbf{~ k V} / \mu \mathrm{s}$
Enhanced system-level ESD performance per IEC 61000-4-x
High junction temperature operation: $125^{\circ} \mathrm{C}$
Thermal shutdown protection
Default low output
Safety and regulatory approvals
ADuM3223 narrow-body, 16-lead SOIC
UL recognition per UL 1577
3000 V rms for 1 minute SOIC long package
CSA Component Acceptance Notice 5A
VDE certificate of conformity
DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
$V_{\text {IORM }}=560$ V peak
ADuM4223 wide-body, 16-lead SOIC
UL recognition per UL 1577
5000 V rms for 1 minute SOIC long package
CSA Component Acceptance Notice 5A
VDE certificate of conformity
DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
$V_{\text {IORM }}=849 \mathrm{~V}$ peak
Qualified for automotive applications
APPLICATIONS
Switching power supplies
Isolated IGBT/MOSFET gate drives
Industrial inverters
Automotive

FUNCTIONAL BLOCK DIAGRAM


## GENERAL DESCRIPTION

The ADuM3223/ADuM4223 ${ }^{1}$ are 4 A isolated, half-bridge gate drivers that employ the Analog Devices, Inc., iCoupler technology to provide independent and isolated high-side and low-side outputs. The ADuM3223 provides 3000 V rms isolation in the narrow body, 16-lead SOIC package, and the ADuM4223 provides 5000 V rms isolation in the wide body, 16-lead SOIC package. Combining high speed CMOS and monolithic transformer technology, these isolation components provide outstanding performance characteristics superior to the alternatives, such as the combination of pulse transformers and gate drivers.
The ADuM3223/ADuM4223 isolators each provide two independent isolated channels. They operate with an input supply ranging from 3.0 V to 5.5 V , providing compatibility with lower voltage systems. In comparison to gate drivers employing high voltage level translation methodologies, the ADuM3223/ ADuM4223 offer the benefit of true, galvanic isolation between the input and each output. Each output may be continuously operated up to 537 V peak relative to the input, thereby supporting low-side switching to negative voltages. The differential voltage between the high-side and low-side may be as high as 800 V peak.
As a result, the ADuM3223/ADuM4223 provide reliable control over the switching characteristics of IGBT/MOSFET configurations over a wide range of positive or negative switching voltages.

[^0]Rev. J

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2012-2017 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

## ADuM3223/ADuM4223

## TABLE OF CONTENTS

Features ..... 1
Applications .....
Functional Block Diagram .....  1
General Description .....  1
Revision History .....  2
Specifications ..... 3
Electrical Characteristics-5 V Operation ..... 3
Electrical Characteristics-3.3 V Operation ..... 4
Package Characteristics ..... 5
Insulation and Safety-Related Specifications ..... 5
Regulatory Information ..... 6
DIN V VDE V 0884-10 (VDE V 0884-10) Insulation Characteristics .....  7
Recommended Operating Conditions ..... 8
Absolute Maximum Ratings .....  9
REVISION HISTORY
8/2017—Rev. I to Rev. J
Added $V_{O A}$ to $G N D_{A}$ Negative Transient Parameter, $V_{O B}$ to $G N D_{B}$
Negative Transient Parameter, and Endnote 4, Table 11 .....  9
3/2017—Rev. H to Rev. I
Changes to Table 14 ..... 11
1/2017—Rev. G to Rev. H
Changes to Table 13 ..... 10
11/2015—Rev. F to Rev. G
Changes to Power Consumption Section ..... 17
7/2015—Rev. E to Rev. F
Changes to Features Section .....  1
Changes to Table 6 and Table 7. ..... 6
Changes to Power Consumption Section ..... 17
11/2014—Rev. D to Rev. E
Changes to Features Section and General Description Section. .....  1
Changes to Table 5 ..... 5
Changes to Regulatory Information Section, Table 6, and Table 7 .....  6
Changes to Table 8 and Table 9. .....  7
4/2014—Rev. C to Rev. D
Changes to Applications Section .....  1
Changes to Insulation Lifetime Section ..... 18
Changes to Ordering Guide ..... 20
ESD Caution .....  9
Pin Configuration and Function Descriptions ..... 11
Typical Performance Characteristics. ..... 12
Applications Information ..... 15
PC Board Layout ..... 15
Propagation Delay-Related Parameters. ..... 15
Thermal Limitations and Switch Load Characteristics. ..... 15
Output Load Characteristics ..... 15
Boot-Strapped Half-Bridge Operation ..... 16
DC Correctness and Magnetic Field Immunity. ..... 16
Power Consumption ..... 17
Insulation Lifetime. ..... 18
Outline Dimensions ..... 19
Ordering Guide ..... 20
Automotive Products ..... 20
12/2013-Rev. B to Rev. C
Change to Features Section .....  1
Changes to Switching Specifications Parameter, Table 1 .....  3
Added Thermal Shutdown Temperatures Parameter, Table 1 .....  3
Changes to Switching Specifications Parameter, Table 2 ..... 4
Added Thermal Shutdown Temperatures Parameter, Table 2..... 4
Changes to Table 10 .....  8
Change to Figure 13 Caption ..... 13
Changes to Thermal Limitations and Switch Load Characteristics Section ..... 15
Change to Boot-Strapped Half-Bridge Operation Section ..... 16
5/2013-Rev. A to Rev. B
Added Vdda, Vddb Rise Time of $0.5 \mathrm{~V} / \mu \mathrm{s}$; Table 10 ..... 8
Changes to Figure 22. ..... 16
1/2013—Rev. 0 to Rev. A
Added Automotive Information (Throughout) .....  .1
Updated Safety and Regulatory Approvals (Throughout) .....  1
Changed High-Side to Low-Side Differential from 700 VdC peakto 800 V peak 1
Added $\mathrm{R}_{\mathrm{OA}}, \mathrm{R}_{\mathrm{OB}}$ Minimum and Maximum Values, Table 1 ..... 3
Added $\mathrm{R}_{\mathrm{OA}}, \mathrm{R}_{\text {OB }}$ Minimum and Maximum Values, Table 2 .....  4
Changes to Table 13 ..... 10
Changes to Figure 19 ..... 15
Added Boot-Strapped Half Bridge Operation Section and Figure 22; Renumbered Sequentially. ..... 16
Changes to Ordering Guide ..... 20

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS—5 V OPERATION

All voltages are relative to their respective ground. $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 5.5 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 18 \mathrm{~V}$, unless stated otherwise. All minimum/ maximum specifications apply over $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. All typical specifications are at $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=12 \mathrm{~V}$. Switching specifications are tested with CMOS signal levels.

Table 1.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Supply Current, Quiescent | $\mathrm{I}_{\text {DDII(Q) }}$ |  | 1.4 | 2.4 | mA |  |
| Output Supply Current, Per Channel, Quiescent | IDDO(Q) |  | 2.3 | 3.2 | mA |  |
| Supply Current at 1 MHz |  |  |  |  |  |  |
| VDD1 Supply Current | $\mathrm{ldD1}(\mathrm{Q})$ |  | 1.6 | 2.5 | mA | Up to 1 MHz , no load |
| $V_{\text {DDA }} / V_{\text {DDB }}$ Supply Current | $\mathrm{IDDA}^{\text {/ }}$ IDDB(Q) |  | 5.6 | 8.0 | mA | Up to 1 MHz , no load |
| Input Currents | $l_{\text {IA, }} \mathrm{l}_{\text {IB }}$ | -1 | +0.01 | +1 | $\mu \mathrm{A}$ | $0 \leq \mathrm{V}_{\text {IA }}, \mathrm{V}_{\text {IB }} \leq \mathrm{V}_{\mathrm{DD} 1}$ |
| Logic High Input Threshold | $\mathrm{V}_{\mathrm{IH}}$ | $0.7 \times \mathrm{V}_{\mathrm{DD} 1}$ |  |  | V |  |
| Logic Low Input Threshold | $\mathrm{V}_{\text {IL }}$ |  |  | $0.3 \times \mathrm{V}_{\mathrm{DD} 1}$ | V |  |
| Logic High Output Voltages | Voah, Vobh | $V_{\text {DD2 } 2-0.1 ~}^{\text {a }}$ | VDD2 |  | V | $\mathrm{l}_{\mathrm{ox}}=-20 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \times \mathrm{H}}$ |
| Logic Low Output Voltages | $V_{\text {oal }}$, $\mathrm{V}_{\text {obl }}$ |  | 0.0 | 0.15 | V | $\mathrm{l}_{\mathrm{ox}}=+20 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{\text {IxL }}$ |
| Undervoltage Lockout, V ${ }_{\text {DD2 }}$ Supply |  |  |  |  |  |  |
| Positive Going Threshold | VDD2UV+ |  | 4.1 | 4.4 | V | A-grade |
| Negative Going Threshold | VDD2UV- | 3.2 | 3.6 |  | V | A-grade |
| Hysteresis | V ${ }_{\text {DD2 }}$ UVH |  | 0.5 |  | V | A-grade |
| Positive Going Threshold | VDD2UV+ |  | 6.9 | 7.4 | V | B-grade |
| Negative Going Threshold | V DD2UV- | 5.7 | 6.2 |  | V | B-grade |
| Hysteresis | V ${ }_{\text {DD2 UVH }}$ |  | 0.7 |  | V | B-grade |
| Positive Going Threshold | VDD2UV+ |  | 10.5 | 11.1 | V | C-grade |
| Negative Going Threshold | V ${ }_{\text {dD2UV- }}$ | 8.9 | 9.6 |  | V | C-grade |
| Hysteresis | $V_{\text {DD2 }}$ UVH |  | 0.9 |  | V | C-grade |
| Output Short-Circuit Pulsed Current ${ }^{1}$ | $\mathrm{loa}(\mathrm{SC}), \mathrm{lob}(\mathrm{SC})$ | 2.0 | 4.0 |  | A | $\mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$ |
| Output Pulsed Source Resistance | Roa, Rob | 0.3 | 1.1 | 3.0 | $\Omega$ | $\mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$ |
| Output Pulsed Sink Resistance | R ${ }_{\text {OA, }} \mathrm{R}_{\text {OB }}$ | 0.3 | 0.6 | 3.0 | $\Omega$ | $\mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$ |
| THERMAL SHUTDOWN TEMPERATURES <br> Junction Temperature Shutdown, Rising Edge Junction Temperature Shutdown, Falling Edge | $\begin{aligned} & \mathrm{T}_{\mathrm{JR}} \\ & \mathrm{~T}_{\mathrm{JF}} \end{aligned}$ |  | $\begin{aligned} & 150 \\ & 140 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |  |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| Pulse Width ${ }^{2}$ | PW | 50 |  |  | ns | $\mathrm{C}_{\mathrm{L}}=2 \mathrm{nF}, \mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$ |
| Maximum Data Rate ${ }^{3}$ |  | 1 |  |  | MHz | $\mathrm{C}_{\mathrm{L}}=2 \mathrm{nF}, \mathrm{V}_{\mathrm{DD2} 2}=12 \mathrm{~V}$ |
| Propagation Delay ${ }^{4}$ | $t_{\text {DHL, }}, \mathrm{t}_{\text {DLH }}$ | 31 | 43 | 54 | ns | $\mathrm{C}_{\mathrm{L}}=2 \mathrm{nF}, \mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$; see Figure 20 |
| ADuM3223A/ADuM4223A | tDhL, $\mathrm{t}_{\text {dLH }}$ | 35 | 47 | 59 | ns | $\mathrm{C}_{\mathrm{L}}=2 \mathrm{nF}, \mathrm{V}_{\mathrm{DD} 2}=4.5 \mathrm{~V}$; see Figure 20 |
| Propagation Delay Skew ${ }^{5}$ | $t_{\text {PSK }}$ |  |  | 12 | ns | $\mathrm{C}_{\mathrm{L}}=2 \mathrm{nF}, \mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$; see Figure 20 |
| Channel-to-Channel Matching ${ }^{6}$ | $\mathrm{t}_{\text {PKKCD }}$ |  | 1 | 5 | ns | $C_{L}=2 \mathrm{nF}, \mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$; see Figure 20 |
|  | tPskCD |  | 1 | 7 | ns | $\mathrm{C}_{\mathrm{L}}=2 \mathrm{nF}, \mathrm{V}_{\mathrm{DD} 2}=4.5 \mathrm{~V}$; see Figure 20 |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ | 6 | 12 | 18 | ns | $\mathrm{C}_{\mathrm{L}}=2 \mathrm{nF}, \mathrm{V}_{\mathrm{DD2} 2}=12 \mathrm{~V}$; see Figure 20 |
| Dynamic Input Supply Current Per Channel | l DDI(D) |  | 0.05 |  | mA/Mbps | $\mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$ |
| Dynamic Output Supply Current Per Channel | $\mathrm{I}_{\text {DDO( }}$ ( |  | 1.65 |  | mA/Mbps | $\mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$ |
| Refresh Rate | $\mathrm{fr}_{\mathrm{r}}$ |  | 1.2 |  | Mbps |  |

[^1]
## ADuM3223/ADuM4223

## ELECTRICAL CHARACTERISTICS—3.3 V OPERATION

All voltages are relative to their respective ground. $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 3.6 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 18 \mathrm{~V}$, unless stated otherwise. All minimum/ maximum specifications apply over $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. All typical specifications are at $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD1} 1}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=12 \mathrm{~V}$. Switching specifications are tested with CMOS signal levels.

Table 2.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Supply Current, Quiescent | IDDI(Q) |  | 0.87 | 1.4 | mA |  |
| Output Supply Current, Per Channel, Quiescent | IdDo(Q) |  | 2.3 | 3.2 | mA |  |
| Supply Current at 1 MHz |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | $\mathrm{l}_{\mathrm{DD} 1(\mathrm{Q})}$ |  | 1.1 | 1.5 | mA | Up to 1 MHz , no load |
| $V_{\text {DDA }} / V_{\text {DDB }}$ Supply Current | $\mathrm{l}_{\mathrm{DDA}} / \mathrm{l}_{\mathrm{DDB}(\mathrm{Q})}$ |  | 5.6 | 8.0 | mA | Up to 1 MHz , no load |
| Input Currents | $\mathrm{I}_{1 A}, \mathrm{I}_{\text {IB }}$ | -10 | +0.01 | +10 | $\mu \mathrm{A}$ | $0 \leq \mathrm{V}_{\text {IA }}, \mathrm{V}_{\text {IB }} \leq \mathrm{V}_{\text {DD } 1}$ |
| Logic High Input Threshold | $\mathrm{V}_{\mathrm{IH}}$ | $0.7 \times \mathrm{V}_{\mathrm{DD} 1}$ |  |  | V |  |
| Logic Low Input Threshold | VIL |  |  | $0.3 \times \mathrm{V}_{\mathrm{DD} 1}$ | V |  |
| Logic High Output Voltages | $\mathrm{V}_{\text {OAH, }} \mathrm{V}_{\text {Obh }}$ | $V_{\text {DD2 } 2}-0.1$ | $V_{\text {DD2 }}$ |  | V | $\mathrm{I}_{\mathrm{Ox}}=-20 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \times \mathrm{H}}$ |
| Logic Low Output Voltages | Voal, Vobl |  | 0.0 | 0.15 | V | $\mathrm{l}_{\mathrm{ox}}=+20 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{\mathrm{IxL}}$ |
| Undervoltage Lockout, V ${ }_{\text {DD2 }}$ Supply |  |  |  |  |  |  |
| Positive Going Threshold | $\mathrm{V}_{\text {DD2UV+ }}$ |  | 4.1 | 4.4 | V | A-grade |
| Negative Going Threshold | VDD2UV- | 3.2 | 3.6 |  | V | A-grade |
| Hysteresis | $\mathrm{V}_{\text {DD2UVH }}$ |  | 0.5 |  | V | A-grade |
| Positive Going Threshold | V DD2UV+ |  | 6.9 | 7.4 | V | B-grade |
| Negative Going Threshold | VDD2UV- | 5.7 | 6.2 |  | V | B-grade |
| Hysteresis | V ${ }_{\text {DD2UVH }}$ |  | 0.7 |  | V | B-grade |
| Positive Going Threshold | V ${ }_{\text {DD2UV }}$ |  | 10.5 | 11.1 | V | C-grade |
| Negative Going Threshold | Vodzuv- | 8.9 | 9.6 |  | V | C-grade |
| Hysteresis | V DD2UVH |  | 0.9 |  | V | C-grade |
| Output Short-Circuit Pulsed Current ${ }^{1}$ | $\mathrm{loan}^{\text {(SC), }} \mathrm{l}_{\text {OB(SC) }}$ | 2.0 | 4.0 |  | A | $\mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$ |
| Output Pulsed Source Resistance | Roa, Rob | 0.3 | 1.1 | 3.0 | $\Omega$ | $\mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$ |
| Output Pulsed Sink Resistance | Roa, $\mathrm{R}_{\text {ob }}$ | 0.3 | 0.6 | 3.0 | $\Omega$ | $\mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$ |
| THERMAL SHUTDOWN TEMPERATURE |  |  |  |  |  |  |
| Junction Temperature Shutdown, Rising Edge | TJR |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |  |
| Junction Temperature Shutdown, Falling Edge | $\mathrm{T}_{\mathrm{JF}}$ |  | 140 |  | ${ }^{\circ} \mathrm{C}$ |  |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| Pulse Width ${ }^{2}$ | PW | 50 |  |  | ns | $\mathrm{C}_{\mathrm{L}}=2 \mathrm{nF}, \mathrm{V}_{\mathrm{DD2} 2}=12 \mathrm{~V}$ |
| Maximum Data Rate ${ }^{3}$ |  | 1 |  |  | MHz | $C_{L}=2 \mathrm{nF}, \mathrm{V}_{\mathrm{DD2} 2}=12 \mathrm{~V}$ |
| Propagation Delay ${ }^{4}$ | $\mathrm{t}_{\text {DHL }}, \mathrm{t}_{\text {DLH }}$ | 35 | 47 | 59 | ns | $C_{L}=2 \mathrm{nF}, \mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$, see Figure 20 |
| ADuM3223A/ADuM4223A | $\mathrm{t}_{\text {DHL, }} \mathrm{t}_{\text {DLH }}$ | 37 | 51 | 65 | ns | $\mathrm{C}_{\mathrm{L}}=2 \mathrm{nF}, \mathrm{V}_{\mathrm{DD} 2}=4.5 \mathrm{~V}$, see Figure 20 |
| Propagation Delay Skew ${ }^{5}$ | $\mathrm{t}_{\text {PSK }}$ |  |  | 12 | ns | $\mathrm{C}_{L}=2 \mathrm{nF}, \mathrm{V}_{\mathrm{DD2} 2}=12 \mathrm{~V}$, see Figure 20 |
| Channel-to-Channel Matching ${ }^{6}$ | $\mathrm{t}_{\text {PSKCD }}$ |  | 1 | 5 | ns | $\mathrm{C}_{\mathrm{L}}=2 \mathrm{nF}, \mathrm{V}_{\mathrm{DD2} 2}=12 \mathrm{~V}$, see Figure 20 |
|  | tPSKCD |  | 1 | 7 | ns | $\mathrm{C}_{\mathrm{L}}=2 \mathrm{nF}, \mathrm{V}_{\mathrm{DD} 2}=4.5 \mathrm{~V}$, see Figure 20 |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ | 6 | 12 | 22 | ns | $C_{L}=2 \mathrm{nF}, \mathrm{V}_{\mathrm{DD2} 2}=12 \mathrm{~V}$, see Figure 20 |
| Dynamic Input Supply Current Per Channel | $\mathrm{IDDI}(\mathrm{D})$ |  | 0.05 |  | mA/Mbps | $\mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$ |
| Dynamic Output Supply Current Per Channel | IdDo(D) |  | 1.65 |  | mA/Mbps | $\mathrm{V}_{\mathrm{DD} 2}=12 \mathrm{~V}$ |
| Refresh Rate | $\mathrm{fr}_{\mathrm{r}}$ |  | 1.1 |  | Mbps |  |

[^2]
## PACKAGE CHARACTERISTICS

Table 3.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resistance (Input-to-Output) | R-O |  | $10^{12}$ |  | $\Omega$ |  |
| Capacitance (Input-to-Output) | $\mathrm{Cl}_{1-\mathrm{O}}$ |  | 2.0 |  | pF | $\mathrm{f}=1 \mathrm{MHz}$ |
| Input Capacitance | $\mathrm{Cl}_{1}$ |  | 4.0 |  | pF |  |
| IC Junction-to-Ambient Thermal Resistance |  |  |  |  |  |  |
| ADuM3223 | $\theta_{\mathrm{JA}}$ |  | 76 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |
| ADuM4223 | $\theta_{\mathrm{JA}}$ |  | 45 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |
| IC Junction-to-Case Thermal Resistance |  |  |  |  |  |  |
| ADuM3223 | $\theta \mathrm{fc}$ |  | 42 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |
| ADuM4223 | $\theta_{\mathrm{jc}}$ |  | 29 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |

## INSULATION AND SAFETY-RELATED SPECIFICATIONS

## ADuM3223

Table 4.

| Parameter | Symbol | Value | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: |
| Rated Dielectric Insulation Voltage |  | 3000 | V rms | 1 minute duration |
| Minimum External Air Gap (Clearance) | L(101) | 4.0 min | mm | Measured from input terminals to output terminals, shortest distance through air |
| Minimum External Tracking (Creepage) | L(102) | 4.0 min | mm | Measured from input terminals to output terminals, shortest distance path along body |
| Minimum Internal Gap (Internal Clearance) |  | 0.017 min | mm | Insulation distance through insulation |
| Tracking Resistance (Comparative Tracking Index) Isolation Group | CTI | $\begin{aligned} & >400 \\ & \text { II } \end{aligned}$ | V | DIN IEC 112/VDE 0303 Part 1 <br> Material Group (DIN VDE 0110, 1/89, Table 1) |

## ADuM4223

Table 5.

| Parameter | Symbol | Value | Unit | Conditions |
| :--- | :--- | :--- | :--- | :--- |
| Rated Dielectric Insulation Voltage | L(I01) | 5000 | 7.6 min | Vm rms |
| Minimum External Air Gap (Clearance) | L(I02) | 7.6 min | mm | Measured duration <br> shortest distance input terminals to output terminals, <br> Measured from input terminals to output terminals, <br> shortest distance path along body |
| Minimum External Tracking (Creepage) |  | 0.017 min | mm | Insulation distance through insulation |
| Minimum Internal Gap (Internal Clearance) | CTI | $>400$ | V | DIN IEC 112/VDE 0303 Part 1 <br> Material Group (DIN VDE 0110, 1/89, Table 1) |
| Tracking Resistance (Comparative Tracking Index) <br> Isolation Group | II |  |  |  |

## ADuM3223/ADuM4223

## REGULATORY INFORMATION

The ADuM3223 is approved or pending approval by the organizations listed in Table 6.
Table 6.

| UL | CSA | VDE |
| :--- | :--- | :--- |
| Recognized under UL 1577 <br> Component Recognition <br> Program ${ }^{1}$ | Approved under CSA Component Acceptance Notice 5A | Certified according to DIN V VDE V 0884-10 <br> (VDE V 0884-10): 2006-12 ${ }^{2}$ |
| Single/Protection 3000 V rms <br> Isolation Voltage <br> File E214100 | Basic insulation per CSA 60950-1-07 and IEC 60950-1, <br> $380 ~ V ~ r m s ~(537 ~ V ~ p e a k) ~ m a x i m u m ~ w o r k i n g ~ v o l t a g e ~$ | Reinforced insulation, 560 V peak |

${ }^{1}$ In accordance with UL 1577 , each ADuM3223 is proof tested by applying an insulation test voltage $\geq 3600 \mathrm{Vrms}$ for 1 second (current leakage detection limit $=6 \mu \mathrm{~A}$ ).
${ }^{2}$ In accordance with DIN V VDE V 0884-10, each ADuM3223 is proof tested by applying an insulation test voltage $\geq 1050 \mathrm{~V}$ peak for 1 second (partial discharge detection limit $=5 \mathrm{pC}$ ). An asterisk (*) marking branded on the component designates DIN V VDE V 0884-10 approval.

The ADuM4223 is approved or pending approval by the organizations listed in Table 7.
Table 7.

| UL | CSA | CQC | VDE |
| :---: | :---: | :---: | :---: |
| Recognized Under UL 1577 Component Recognition Program ${ }^{1}$ | Approved under CSA Component Acceptance Notice 5A | Approved under CQC11-471543-2012 | Certified according to DIN V VDE V 0884-10 (VDE V 0884-10): 2006$12^{2}$ |
| Single/Protection 5000 V rms Isolation Voltage | Reinforced insulation per CSA 60950-1-07 and IEC 60950-1, 380 V rms ( 537 V peak) maximum working voltage; basic insulation per CSA 60950-1-07 and IEC 60950-1, 760 V rms ( 1074 V peak) maximum working voltage | Reinforced insulation per GB4943.1-2011, 380 V rms ( 537 V peak) maximum working voltage, tropical climate, altitude $\leq 5000 \mathrm{~m}$; basic insulation per GB4943.1-2011, 600 V rms ( 848 V peak) maximum working voltage, tropical climate, altitude $\leq 5000 \mathrm{~m}$ | Reinforced insulation, 849 V peak |
| File E214100 | File 205078 | File CQC14001108627 | File 2471900-4880-0001 |

[^3]
## DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

These isolators are suitable for reinforced isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The asterisk $\left(^{*}\right)$ marking on the package denotes DIN V VDE V 0884-10 approval for a 560 V peak working voltage.

Table 8. ADuM3223 VDE Characteristics

| Description | Conditions | Symbol | Characteristic | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Installation Classification per DIN VDE 0110 |  |  |  |  |
| For Rated Mains Voltage $\leq 150 \mathrm{~V}$ rms |  |  | I to IV |  |
| For Rated Mains Voltage $\leq 300 \mathrm{~V}$ rms |  |  | I to III |  |
| For Rated Mains Voltage $\leq 400 \mathrm{~V}$ rms |  |  | I to II |  |
| Climatic Classification |  |  | 40/105/21 |  |
| Pollution Degree per DIN VDE 0110, Table 1 |  |  | 2 |  |
| Maximum Working Insulation Voltage |  | VIorm | 560 | $\checkmark$ peak |
| Input-to-Output Test Voltage, Method B1 | $\mathrm{V}_{\text {IORM }} \times 1.875=\mathrm{V}_{\text {pd }}(\mathrm{m}), 100 \%$ production test, $\mathrm{t}_{\text {ini }}=\mathrm{t}_{\mathrm{m}}=1 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ | $\mathrm{V}_{\text {pd }}(\mathrm{m})$ | 1050 | $\checkmark$ peak |
| Input-to-Output Test Voltage, Method A | $V_{\text {IORM }} \times 1.5=V_{\text {pd( }(m)}, t_{\text {ini }}=60 \mathrm{sec}$, $\mathrm{t}_{\mathrm{m}}=10 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ | $\mathrm{V}_{\text {pd(m) }}$ |  |  |
| After Environmental Tests Subgroup 1 |  |  | 896 | $\checkmark$ peak |
| After Input and/or Safety Test Subgroup 2 and Subgroup 3 | $\mathrm{V}_{\text {IORM }} \times 1.2=\mathrm{V}_{\text {pd }(\mathrm{m})}, \mathrm{t}_{\text {ini }}=60 \mathrm{sec}$, $\mathrm{t}_{\mathrm{m}}=10 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ | $\mathrm{V}_{\text {pd(m) }}$ | 672 | $\checkmark$ peak |
| Highest Allowable Overvoltage |  | VIotm | 4242 | $\checkmark$ peak |
| Surge Isolation Voltage | $\mathrm{V}_{\text {PEAK }}=10 \mathrm{kV}, 1.2 \mu \mathrm{~s}$ rise time, $50 \mu \mathrm{~s}, 50 \%$ fall time | VIOSM | 6000 | $\checkmark$ peak |
| Safety-Limiting Values | Maximum value allowed in the event of a failure (see Figure 2) |  |  |  |
| Maximum Junction Temperature |  | Ts | 150 | ${ }^{\circ} \mathrm{C}$ |
| Safety Total Dissipated Power |  | Ps | 1.64 | W |
| Insulation Resistance at $\mathrm{T}_{\text {s }}$ | $\mathrm{V}_{10}=500 \mathrm{~V}$ | Rs | $>10^{9}$ | $\Omega$ |

Table 9. ADuM4223 VDE Characteristics

| Description | Conditions | Symbol | Characteristic | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Installation Classification per DIN VDE 0110 |  |  |  |  |
| For Rated Mains Voltage $\leq 150 \mathrm{~V}$ rms |  |  | Ito IV |  |
| For Rated Mains Voltage $\leq 300 \mathrm{~V}$ rms |  |  | I to III |  |
| For Rated Mains Voltage $\leq 400 \mathrm{~V}$ rms |  |  | I to II |  |
| Climatic Classification |  |  | 40/105/21 |  |
| Pollution Degree per DIN VDE 0110, Table 1 |  |  |  |  |
| Maximum Working Insulation Voltage |  | VIorm | 849 | $\checkmark$ peak |
| Input-to-Output Test Voltage, Method B1 | $V_{\text {IORM }} \times 1.875=V_{\text {pd(m), }}, 100 \%$ production test, $\mathrm{t}_{\mathrm{ini}}=\mathrm{t}_{\mathrm{m}}=1 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ | $\mathrm{V}_{\mathrm{pd}(\mathrm{m})}$ | 1592 | $\checkmark$ peak |
| Input-to-Output Test Voltage, Method A | $V_{\text {IORM }} \times 1.5=V_{\text {pd }}(\mathrm{m})$, $\mathrm{t}_{\text {ini }}=60 \mathrm{sec}, \mathrm{t}_{\mathrm{m}}=10 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ | $\mathrm{V}_{\mathrm{pd}(\mathrm{m})}$ |  |  |
| After Environmental Tests Subgroup 1 |  |  | 1273 | $\checkmark$ peak |
| After Input and/or Safety Test Subgroup 2 and Subgroup 3 | $V_{\text {IORM }} \times 1.2=V_{\text {pd }}(\mathrm{m}), \mathrm{t}_{\text {ini }}=60 \mathrm{sec}, \mathrm{t}_{\mathrm{m}}=10 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ | $\mathrm{V}_{\mathrm{pd}(\mathrm{m})}$ | 1018 | $\checkmark$ peak |
| Highest Allowable Overvoltage |  | $\mathrm{V}_{\text {Iotm }}$ | 7071 | $\checkmark$ peak |
| Surge Isolation Voltage | $V_{\text {PEAK }}=10 \mathrm{kV}, 1.2 \mu \mathrm{~S}$ rise time, $50 \mu \mathrm{~s}, 50 \%$ fall time | VIOSM | 6000 | $\checkmark$ peak |
| Safety-Limiting Values | Maximum value allowed in the event of a failure (see Figure 3) |  |  |  |
| Maximum Junction Temperature |  | Ts | 150 | ${ }^{\circ} \mathrm{C}$ |
| Safety Total Dissipated Power |  | Ps | 2.77 | W |
| Insulation Resistance at $\mathrm{T}_{\text {s }}$ | $\mathrm{V}_{10}=500 \mathrm{~V}$ | Rs | $>10^{9}$ | $\Omega$ |



Figure 2. ADuM3223 Thermal Derating Curve, Dependence of Safety-Limiting Values on Case Temperature, per DIN V VDE V 0884-10


Figure 3. ADuM4223 Thermal Derating Curve, Dependence of Safety-Limiting Values on Case Temperature, per DIN V VDE V 0884-10

## RECOMMENDED OPERATING CONDITIONS

Table 10.

| Parameter | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Operating Junction Temperature | TJ | -40 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Supply Voltages ${ }^{1}$ |  |  |  |  |
|  | VDD1 | 3.0 | 5.5 | V |
|  | $V_{\text {dDa }}, V_{\text {dDB }}$ | 4.5 | 18 | V |
| $V_{\text {DD } 1}$ Rise Time | TvDD1 |  | 1 | $\mathrm{V} / \mu \mathrm{s}$ |
| $\mathrm{V}_{\text {DDA }}, \mathrm{V}_{\text {DDB }}$ Rise Time | Tvdda, $\mathrm{Tv}_{\text {vdd }}$ |  | 10 | $\mathrm{V} / \mu \mathrm{s}$ |
| Maximum Input Signal Rise and Fall Times | Tvia, ${ }^{\text {vili }}$ |  | 1 | ms |
| Common-Mode Transient Immunity, Static ${ }^{2}$ |  | -50 | +50 | kV/ $\mu \mathrm{s}$ |
| Common-Mode Transient Immunity, Dynamic ${ }^{3}$ |  | -25 | +25 | kV/ $\mu \mathrm{s}$ |

${ }^{1}$ All voltages are relative to their respective ground. See the Applications Information section for information on immunity to external magnetic fields. ${ }^{2}$ Static common-mode transient immunity is defined as the largest $\mathrm{dv} / \mathrm{dt}$ between $\mathrm{GND}_{1}$ and $\mathrm{GND}_{\mathrm{A}} / \mathrm{GND}_{\mathrm{B}}$, with inputs held either high or low such that the output voltage remains either above $0.8 \times \mathrm{V}_{\mathrm{DD} 2}$ for $\mathrm{V}_{1 A} / V_{\mathrm{IB}}=$ high or 0.8 V for $\mathrm{V}_{I A} / V_{I B}=$ low. Operation with transients above the recommended levels may cause momentary data upsets.
${ }^{3}$ Dynamic common-mode transient immunity is defined as the largest $\mathrm{dv} / \mathrm{dt}$ between $\mathrm{GND}_{1}$ and $\mathrm{GND}_{\mathrm{A}} / \mathrm{GND}_{B}$, with the switching edge coincident with the transient test pulse. Operation with transients above the recommended levels may cause momentary data upsets.

## ABSOLUTE MAXIMUM RATINGS

Ambient temperature $=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 11.

| Parameter | Symbol | Rating |
| :---: | :---: | :---: |
| Storage Temperature | Tst | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Junction Temperature | TJ | $-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Supply Voltages ${ }^{1}$ | $\mathrm{V}_{\text {D } 1}$ | -0.5 V to +7.0 V |
|  | $\mathrm{V}_{\mathrm{DDA}}, \mathrm{V}_{\text {DDB }}$ | -0.5 V to +20 V |
| Input Voltage ${ }^{1}$ | $V_{I A}, V_{B,}$, DISABLE | -0.5 V to $\mathrm{V}_{\mathrm{DD} 1}+0.5 \mathrm{~V}$ |
| Output Voltage ${ }^{1}$ | $V_{O A}$ | -0.5 V to $\mathrm{V}_{\text {DDA }}+0.5 \mathrm{~V}$ |
|  | $\mathrm{V}_{\text {ов }}$ | -0.5 V to $\mathrm{V}_{\mathrm{DDB}}+0.5 \mathrm{~V}$ |
| Average Output Current, per Pin ${ }^{2}$ | Io | -35 mA to +35 mA |
| $V_{O A}$ to $G^{\prime} D_{A}$ Negative Transient ${ }^{4}$ | VoA | -2 V for 100 ns |
| Vob to GND $_{\text {B }}$ Negative Transient ${ }^{4}$ | Vob | -2 V for 100 ns |
| Common-Mode Transients ${ }^{3}$ | $\mathrm{CM}_{\mathrm{H},} \mathrm{CM}_{\mathrm{L}}$ | $-100 \mathrm{kV} / \mu \mathrm{s}$ to $+100 \mathrm{kV} / \mu \mathrm{s}$ |

${ }^{1}$ All voltages are relative to their respective ground.
${ }^{2}$ See Figure 2 and Figure 3 for information on maximum allowable current for various temperatures.
${ }^{3}$ Refers to common-mode transients across the insulation barrier. Commonmode transients exceeding the absolute maximum rating can cause latch-up or permanent damage.
${ }^{4}$ Applies to non-automotive grade parts only.

Table 12. Maximum Continuous Working Voltage ${ }^{1}$

| Parameter | Max | Unit | Constraint |
| :--- | :--- | :--- | :--- |
| AC Voltage, Bipolar Waveform | 565 | V peak | 50 -year minimum lifetime |
| AC Voltage, Unipolar Waveform | 1131 | V peak | 50-year minimum lifetime |
| DC Voltage | 1131 | V peak | 50 -year minimum lifetime |

${ }^{1}$ Refers to the continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

Table 13. Truth Table ADuM3223/ADuM4223 (Positive Logic) ${ }^{1}$

| DISABLE ${ }^{2}$ | $V_{\text {IA }}$ Input | $V_{1 B}$ Input | V ${ }_{\text {DD } 1}$ State | $\mathrm{V}_{\text {DDA }} / \mathrm{V}_{\text {DDB }}$ State | VoA Output | Vob Output | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | L | Powered | Powered | L | L |  |
| L | L | H | Powered | Powered | L | H |  |
| L | H | L | Powered | Powered | H | L |  |
| L | H | H | Powered | Powered | H | H |  |
| H | X | X | Powered | Powered | L | L |  |
| L | L | L | Unpowered | Powered | L | L | Outputs return to the input state within $1 \mu \mathrm{~s}$ of $\mathrm{V}_{\mathrm{DDI}}$ power restoration. |
| X | X | X | Powered | Unpowered | L | L | Outputs return to the input state within $50 \mu \mathrm{~s}$ of $\mathrm{V}_{\text {DDA }} / V_{\text {DDB }}$ power restoration. |

${ }^{1}$ X means don't care, $L$ means low, and $H$ means high.
${ }^{2}$ Reaction to DISABLE is approximately one propagation delay.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Table 14. ADuM3223/ADuM4223 Pin Function Descriptions

| Pin No. ${ }^{1}$ | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\text {IA }}$ | Logic Input A. |
| 6, 7, 12, 13 | NC | No Connect. Do not connect to this pin |
| 2 | VIB | Logic Input B. |
| 3,8 | $V_{\text {DD1 }}$ | Input Supply Voltage. |
| 4 | $\mathrm{GND}_{1}$ | Ground Reference for Input Logic Signals. |
| 5 | DISABLE | Input Disable. When this pin is high, it disables the isolator inputs setting outputs to a low state. The reaction to the DISABLE pin signal is approximately equal to the normal propagation delay. |
| 9 | $\mathrm{GND}_{\text {B }}$ | Ground Reference for Output B. |
| 10 | $V_{\text {ob }}$ | Output B. |
| 11 | $V_{\text {DDB }}$ | Output B Supply Voltage. |
| 14 | $\mathrm{GND}_{\mathrm{A}}$ | Ground Reference for Output A. |
| 15 | $V_{\text {OA }}$ | Output A. |
| 16 | VDDA | Output A Supply Voltage. |

[^4]For specific layout guidelines, refer to the AN-1109 Application Note, Recommendations for Control of Radiated Emissions with iCoupler Devices.

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 5. Output Waveform for 2 nF Load with 12 V Output Supply


Figure 6. Output Matching and Rise Time Waveforms for $2 n F$ Load with 12 V Output Supply


Figure 7. Typical ADuM3223 Maximum Load vs. Frequency ( $R_{G}=1 \Omega$ )


Figure 8. Typical ADuM4223 Maximum Load vs. Frequency $\left(R_{G}=1 \Omega\right)$


Figure 9. Typical IDDI Supply Current vs. Frequency


Figure 10. Typical IDDA, IDDB Supply Current vs. Frequency with $2 n F$ Load


Figure 11. Typical Propagation Delay vs. Temperature


Figure 12. Typical Propagation Delay vs. Input Supply Voltage,
$V_{D D A}, V_{D D B}=12 \mathrm{~V}$


Figure 13. Typical Propagation Delay vs. Output Supply Voltage, $V_{D D 1}=5 \mathrm{~V}$


Figure 14. Typical Rise/Fall Time Variation vs. Output Supply Voltage


Figure 15. Typical Propagation Delay, Channel-to-Channel Matching vs. Output Supply Voltage


Figure 16. Typical Propagation Delay, Channel-to-Channel Matching vs. Temperature, $V_{D D A}, V_{D D B}=12 \mathrm{~V}$


Figure 17. Typical Output Resistance vs. Output Supply Voltage


Figure 18. Typical Output Current vs. Output Supply Voltage

## APPLICATIONS INFORMATION

## PC BOARD LAYOUT

The ADuM3223/ADuM4223 digital isolators require no external interface circuitry for the logic interfaces. Power supply bypassing is required at the input and output supply pins, as shown in Figure 19. Use a small ceramic capacitor with a value between $0.01 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$ to provide a good high frequency bypass. On the output power supply pin, $\mathrm{V}_{\mathrm{DDA}}$ or $\mathrm{V}_{\mathrm{DD}}$, it is also recommended to add a $10 \mu \mathrm{~F}$ capacitor to provide the charge required to drive the gate capacitance at the ADuM3223/ADuM4223 outputs. On the output supply pin, the bypass capacitor use of vias must be avoided or multiple vias must be employed to reduce the inductance in the bypassing. The total lead length between both ends of the smaller capacitor and the input or output power supply pin must not exceed 5 mm .


## PROPAGATION DELAY-RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The propagation delay to a logic low output can differ from the propagation delay to a logic high output. The ADuM3223/ADuM4223 specify toly (see Figure 20) as the time between the rising input high logic threshold, $\mathrm{V}_{\mathrm{IH}}$, to the output rising $10 \%$ threshold. Likewise, the falling propagation delay, $t_{\text {DHL }}$, is defined as the time between the input falling logic low threshold, $\mathrm{V}_{\mathrm{IL}}$, and the output falling $90 \%$ threshold. The rise and fall times are dependent on the loading conditions and are not included in the propagation delay, which is the industry standard for gate drivers.


Figure 20. Propagation Delay Parameters

Channel-to-channel matching refers to the maximum amount that the propagation delay differs between channels within a single ADuM3223/ADuM4223 component.
Propagation delay skew refers to the maximum amount that the propagation delay differs between multiple ADuM3223/ ADuM4223 components operating under the same conditions.

## THERMAL LIMITATIONS AND SWITCH LOAD CHARACTERISTICS

For isolated gate drivers, the necessary separation between the input and output circuits prevents the use of a single thermal pad beneath the part, and heat is, therefore, dissipated mainly through the package pins.

Package thermal dissipation limits the performance of switching frequency vs. output load, as illustrated in Figure 7 and Figure 8 for the maximum load capacitance that can be driven with a $1 \Omega$ series gate resistance for different values of output voltage. For example, this curve shows that a typical ADuM3223 can drive a large MOSFET with 140 nC gate charge at 8 V output (which is equivalent to a 17 nF load) up to a frequency of about 300 kHz .
Each of the ADuM3223/ADuM4223 isolator outputs has a thermal shutdown protection function, which sets an output to a logic low when the rising junction temperature typically reaches $150^{\circ} \mathrm{C}$, and turns back on after the junction temperature falls from the shutdown by approximately $10^{\circ} \mathrm{C}$.

## OUTPUT LOAD CHARACTERISTICS

The ADuM3223/ADuM4223 output signals depend on the characteristics of the output load, which is typically an N -channel MOSFET. The driver output response to an N -channel MOSFET load can be modeled with a switch output resistance (Rsw), an inductance due to the printed circuit board trace ( $\mathrm{L}_{\text {TRACE }}$ ), a series gate resistor ( $\mathrm{R}_{\mathrm{GATE}}$ ), and a gate-to-source capacitance ( $\mathrm{C}_{\mathrm{GS}}$ ), as shown in Figure 21.


Figure 21. RLC Model of the Gate of an N-Channel MOSFET
Rsw is the switch resistance of the internal ADuM3223/ADuM4223 driver output, which is about $1.1 \Omega$. $\mathrm{R}_{\mathrm{GATE}}$ is the intrinsic gate resistance of the MOSFET and any external series resistance. A MOSFET that requires a 4 A gate driver has a typical intrinsic gate resistance of about $1 \Omega$ and a gate-to-source capacitance, $\mathrm{C}_{\mathrm{GS}}$, of between 2 nF and 10 nF . $\mathrm{L}_{\text {trace }}$ is the inductance of the printed circuit board trace, typically a value of 5 nH or less for a well-designed layout with a very short and wide connection from the ADuM3223/ADuM4223 output to the gate of the MOSFET.

## ADuM3223/ADuM4223

The following equation defines the Q factor of the RLC circuit, which indicates how the ADuM3223/ADuM4223 output responds to a step change. For a well-damped output, Q is less than 1. Adding a series gate resistance dampens the output response.

$$
Q=\frac{1}{\left(R_{S W}+R_{G A T E}\right)} \times \sqrt{\frac{L_{T R A C E}}{C_{G S}}}
$$

In Figure 5, the ADuM3223/ADuM4223 output waveforms for a 12 V output are shown for a $\mathrm{C}_{\mathrm{GS}}$ of 2 nF . Note the small amount of ringing of the output in Figure 5 with $\mathrm{C}_{\mathrm{GS}}$ of $2 \mathrm{nF}, \mathrm{R}_{s w}$ of $1.1 \Omega$, $\mathrm{R}_{\mathrm{GATE}}$ of $0 \Omega$, and a calculated Q factor of 0.75 , where less than 1 is desired for good damping.
Output ringing can be reduced by adding a series gate resistance to dampen the response. For applications of less than 1 nF load, it is recommended to add a series gate resistor of about $2 \Omega$ to $5 \Omega$.

## BOOT-STRAPPED HALF-BRIDGE OPERATION

The ADuM3223/ADuM4223 are well suited to the operation of two output gate signals that are referenced to separate grounds, as in the case of a half-bridge configuration. Because isolated auxiliary supplies are often expensive, it is beneficial to reduce the amount of supplies. One method to perform this is to use a boot-strap configuration for the high-side supply of the ADuM3223/ADuM4223. In this topology, the decoupling capacitor, $C_{A}$, acts as the energy storage for the high-side supply, and is filled whenever the low-side switch is closed, bringing $\mathrm{GND}_{\mathrm{A}}$ to $\mathrm{GND}_{\mathrm{B}}$. During the charging time of $\mathrm{C}_{\mathrm{A}}$, the dv/dt of the $V_{\text {DDA }}$ voltage must be controlled to reduce the possibility of glitches on the output. Keeping the dv/dt below $10 \mathrm{~V} / \mu \mathrm{s}$ is recommended for the ADuM3223/ADuM4223. This can be controlled by introducing a series resistance, $\mathrm{R}_{\text {Boot, }}$ into the charging path of $\mathrm{C}_{\mathrm{A}}$. As an example, if $\mathrm{V}_{\mathrm{AUX}}$ is $12 \mathrm{~V}, \mathrm{C}_{\mathrm{A}}$ has a total capacitance of $10 \mu \mathrm{~F}$, and the forward voltage drop of the bootstrap diode is 1 V :

## DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow ( $\sim 1 \mathrm{~ns}$ ) pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions of more than $1 \mu \mathrm{~s}$ at the input, a periodic set of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output.
If the decoder receives no internal pulses for more than about $3 \mu \mathrm{~s}$, the input side is assumed to be unpowered or nonfunctional, in which case, the isolator output is forced to a default low state by the watchdog timer circuit. In addition, the outputs are in a low default state while the power is coming up before the UVLO threshold is crossed.

The ADuM3223/ADuM4223 is immune to external magnetic fields. The limitation on the ADuM3223/ADuM4223 magnetic field immunity is set by the condition in which induced voltage in the transformer receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur. The 3 V operating condition of the ADuM3223/ADuM4223 is examined because it represents the most susceptible mode of operation. The pulses at the transformer output have an amplitude greater than 1.0 V . The decoder has a sensing threshold at about 0.5 V , therefore establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$
V=(-d \beta / d t) \sum \pi r_{n}^{2}, n=1,2, \ldots, N
$$

where:
$\beta$ is the magnetic flux density (gauss).
$N$ is the number of turns in the receiving coil.
$r_{n}$ is the radius of the nth turn in the receiving coil (cm).

$$
R_{B O O T}=\frac{V_{A U X}-V_{D_{B O O T}}}{C_{A} \times d v / d t_{\max }}=\frac{12 \mathrm{~V}-1 \mathrm{~V}}{10 \mu \mathrm{~F} \times 10 \mathrm{~V} / \mu \mathrm{s}}=0.11 \Omega
$$



Given the geometry of the receiving coil in the ADuM3223/ ADuM4223 and an imposed requirement that the induced voltage is, at most, $50 \%$ of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated, as shown in Figure 23.


Figure 23. Maximum Allowable External Magnetic Flux Density
For example, at a magnetic field frequency of 1 MHz , the maximum allowable magnetic field of 0.08 kgauss induces a voltage of 0.25 V at the receiving coil. This is about $50 \%$ of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event were to occur during a transmitted pulse (and had the worst-case polarity), the received pulse is reduced from $>1.0 \mathrm{~V}$ to 0.75 V , still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM3223/ADuM4223 transformers. Figure 24 expresses these allowable current magnitudes as a function of frequency for selected distances. As shown, the ADuM3223/ADuM4223 are immune and only can be affected by extremely large currents operated at a high frequency and very close to the component. For the 1 MHz example, a 0.2 kA current must be placed 5 mm away from the ADuM3223/ADuM4223 to affect the component's operation.


## POWER CONSUMPTION

The supply current at a given channel of the ADuM3223/ ADuM4223 isolator is a function of the supply voltage, channel data rate, and channel output load.

During the driving of a MOSFET gate, the driver must dissipate power. This power is not insignificant and can lead to thermal shutdown (TSD) if considerations are not made. The gate of a MOSFET can be simulated approximately as a capacitive load. Due to Miller capacitance and other nonlinearities, it is common practice to take the stated input capacitance, $\mathrm{C}_{\text {ISS }}$, of a given MOSFET and multiply it by a factor of 5 to arrive at a conservative estimate to approximate the load being driven. With this value, the estimated total power dissipation per channel due to switching action is given by

$$
P_{D I S S}=C_{E S T} \times\left(V_{D D x}\right)^{2} \times f_{S}
$$

where:
$C_{E S T}=C_{I S S} \times 5$.
$f_{s}$ is the switching frequency.
Alternately, use the gate charge to obtain a more precise value for $P_{\text {diss. }}$.

$$
P_{D I S S}=Q_{G A T E} \times V_{D D x} \times f_{s}
$$

where:
$Q_{\text {Gate }}$ is the gate charge for the MOSFET.
$f_{s}$ is the switching frequency.
This power dissipation is shared between the internal on resistances of the internal gate driver switches and the external gate resistances, $\mathrm{R}_{\text {GON }}$ and $\mathrm{R}_{\text {GOFF. }}$. The ratio of the internal gate resistances to the total series resistance allows the calculation of losses seen within the ADuM3223/ADuM4223 chips per channel.


```
\(\left.R_{D S O N_{-} N}\left(R_{E X T_{-} X}+R_{D S O N_{-} N}\right)\right)\)
```

Taking the power dissipation found inside the chip and multiplying it by $\theta_{\text {IA }}$ gives the rise above ambient temperature that the ADuM3223/ADuM4223 experiences, multiplied by two to reflect that there are two channels.

$$
T_{J}=\theta_{I A} \times 2 \times P_{D_{I I S S_{I} I C}}+T_{A M B}
$$

For the device to remain within specification, $\mathrm{T}_{\mathrm{J}}$ must not exceed $125^{\circ} \mathrm{C}$. If $\mathrm{T}_{\mathrm{J}}$ exceeds $150^{\circ} \mathrm{C}$ (typical), the device enters TSD.
Quiescent power dissipation may also be added to give a more accurate number for temperature rise, but the switching power losses are often the largest source of power dissipation, and quiescent losses can often be ignored. To calculate the total supply current, the quiescent supply currents for each input and output channel corresponding to $\mathrm{I}_{\mathrm{DD}(\mathrm{Q})}, \mathrm{I}_{\mathrm{DDA}(\mathrm{Q})}$, and $\mathrm{I}_{\mathrm{DDB}(\mathrm{Q})}$ are added. The full equation for the $\mathrm{T}_{\mathrm{J}}$ becomes

$$
\begin{aligned}
& T_{J}=\theta_{I A} \times\left(2 \times P_{D I S S_{I C}}+V_{D D 1} \times I_{D D I(Q)}+V_{D D A} \times I_{D D A(Q)}+\right. \\
& \left.V_{D D B} \times I_{D D B(Q))}\right)+T_{A M B}
\end{aligned}
$$

Figure 9 provides total input $\mathrm{I}_{\mathrm{DD} 1}$ supply current as a function of data rate for both input channels. Figure 10 provides total $I_{\text {DDA }}$ or $I_{D D B}$ supply current as a function of data rate for both outputs loaded with 2 nF capacitance.

## INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM3223/ ADuM4223.

Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage.
The values shown in Table 12 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition, and the maximum CSA/VDE approved working voltages. In many cases, the approved working voltage is higher than 50 -year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.
The insulation lifetime of the ADuM3223/ADuM4223 depends on the voltage waveform type imposed across the isolation barrier. The $i$ Coupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 25, Figure 26, and Figure 27 illustrate these different isolation voltage waveforms.

A bipolar ac voltage environment is the worst case for the $i$ Coupler products and is the 50 -year operating lifetime that Analog Devices recommends for maximum working voltage. In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50 -year service life. Any crossinsulation voltage waveform that does not conform to Figure 26 or Figure 27 must be treated as a bipolar ac waveform, and its peak voltage must be limited to the 50-year lifetime voltage value listed in Table 12.

Note that the voltage presented in Figure 26 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V .

RATED PEAK VOLTAGE


Figure 25. Bipolar AC Waveform
rated peak voltage


Figure 26. Unipolar AC Waveform
RATED PEAK VOLTAGE


Figure 27. DC Waveform

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AC CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 28. 16-Lead Standard Small Outline Package [SOIC_N] Narrow Body
( $R$-16)
Dimensions shown in millimeters and (inches)


Figure 29. 16-Lead Standard Small Outline Package [SOIC_W] Wide Body (RW-16)
Dimensions shown in millimeters and (inches)

## ORDERING GUIDE

| Model ${ }^{1,2}$ | No. of Channels | Output Peak Current (A) | Minimum Output Voltage (V) | Temperature Range | Package Description | Package Option | Ordering Quantity |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADuM3223ARZ | 2 | 4 | 4.5 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC_N | R-16 |  |
| ADuM3223ARZ-RL7 | 2 | 4 | 4.5 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC_N, 7" Tape and Reel | R-16 | 1,000 |
| ADuM3223BRZ | 2 | 4 | 7.5 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC_N | R-16 |  |
| ADuM3223BRZ-RL7 | 2 | 4 | 7.5 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC_N, 7" Tape and Reel | R-16 | 1,000 |
| ADuM3223CRZ | 2 | 4 | 11.5 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC_N | R-16 |  |
| ADuM3223CRZ-RL7 | 2 | 4 | 11.5 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC_N, 7" Tape and Reel | R-16 | 1,000 |
| ADuM3223WARZ | 2 | 4 | 4.5 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC_N | R-16 |  |
| ADuM3223WARZ-RL7 | 2 | 4 | 4.5 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC_N, 7" Tape and Reel | R-16 | 1,000 |
| ADuM3223WBRZ | 2 | 4 | 7.5 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC_N | R-16 |  |
| ADuM3223WBRZ-RL7 | 2 | 4 | 7.5 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC_N, 7" Tape and Reel | R-16 | 1,000 |
| ADuM3223WCRZ | 2 | 4 | 11.5 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC_N | R-16 |  |
| ADuM3223WCRZ-RL7 | 2 | 4 | 11.5 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC_N, 7" Tape and Reel | R-16 | 1,000 |
| ADuM4223ARWZ | 2 | 4 | 4.5 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC_W | RW-16 |  |
| ADuM4223ARWZ-RL | 2 | 4 | 4.5 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC_W, 13" Tape and Reel | RW-16 | 1,000 |
| ADuM4223BRWZ | 2 | 4 | 7.5 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC_W | RW-16 |  |
| ADuM4223BRWZ-RL | 2 | 4 | 7.5 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC_W, 13" Tape and Reel | RW-16 | 1,000 |
| ADuM4223CRWZ | 2 | 4 | 11.5 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC_W | RW-16 |  |
| ADuM4223CRWZ-RL | 2 | 4 | 11.5 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC_W, 13" Tape and Reel | RW-16 | 1,000 |
| ADuM4223WARWZ | 2 | 4 | 4.5 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC_W | RW-16 |  |
| ADuM4223WARWZ-RL | 2 | 4 | 4.5 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC_W, 13" Tape and Reel | RW-16 | 1,000 |
| ADuM4223WBRWZ | 2 | 4 | 7.5 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC_W | RW-16 |  |
| ADuM4223WBRWZ-RL | 2 | 4 | 7.5 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC_W, 13" Tape and Reel | RW-16 | 1,000 |
| ADuM4223WCRWZ | 2 | 4 | 11.5 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC_W | RW-16 |  |
| ADuM4223WCRWZ-RL | 2 | 4 | 11.5 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC_W, 13" Tape and Reel | RW-16 | 1,000 |
| EVAL-ADuM3223AEBZ | 2 | 4 | 4.5 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | ADuM3223 evaluation board |  |  |
| EVAL-ADuM4223AEBZ | 2 | 4 | 4.5 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | ADuM4223 evaluation board |  |  |

${ }^{1} Z=$ RoHS Compliant Part.
${ }^{2}$ W $=$ Qualified for Automotive Applications.

## AUTOMOTIVE PRODUCTS

The ADuM3223W and ADuM4223W models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Analog Devices Inc.:
EVAL-ADUM4223AEBZ ADUM4223BRWZ ADUM3223BRZ ADUM3223ARZ ADUM4223CRWZ ADUM3223CRZ
ADUM4223ARWZ EVAL-ADUM3223AEBZ ADUM4223ARWZ-RL ADUM3223CRZ-RL7 ADUM3223ARZ-RL7
ADUM3223BRZ-RL7 ADUM4223BRWZ-RL ADUM4223CRWZ-RL ADUM3223WCRZ-RL7 ADUM3223WBRZ-RL7
ADUM4223WARWZ ADUM3223WBRZ ADUM4223WCRWZ ADUM4223WCRWZ-RL ADUM4223WBRWZ
ADUM4223WBRWZ-RL ADUM3223WARZ ADUM3223WCRZ ADUM3223WARZ-RL7 ADUM4223WARWZ-RL


[^0]:    ${ }^{1}$ Protected by U.S. Patents $5,952,849 ; 6,873,065 ; 7,075,239$. Other patents pending.

[^1]:    ${ }^{1}$ Short-circuit duration less than $1 \mu \mathrm{~s}$. Average power must conform to the limit shown under the Absolute Maximum Ratings.
    ${ }^{2}$ The minimum pulse width is the shortest pulse width at which the specified timing parameter is guaranteed.
    ${ }^{3}$ The maximum data rate is the fastest data rate at which the specified timing parameter is guaranteed.
    ${ }^{4} \mathrm{t}_{\mathrm{DLH}}$ propagation delay is measured from the time of the input rising logic high threshold, $\mathrm{V}_{\mathrm{IH}}$, to the output rising $10 \%$ level of the $V_{\text {Ox }}$ signal. $\mathrm{t}_{\mathrm{DHL}}$ propagation delay is measured from the input falling logic low threshold, $\mathrm{V}_{\mathrm{IL}}$, to the output falling $90 \%$ threshold of the $\mathrm{V}_{\text {ox }}$ signal. See Figure 20 for waveforms of propagation delay parameters.
    ${ }^{5} t_{\text {PSK }}$ is the magnitude of the worst-case difference in $t_{D L H}$ and/or $t_{D H L}$ that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions. See Figure 20 for waveforms of propagation delay parameters.
    ${ }^{6}$ Channel-to-channel matching is the absolute value of the difference in propagation delays between the two channels.

[^2]:    ${ }^{1}$ Short-circuit duration less than $1 \mu \mathrm{~s}$. Average power must conform to the limit shown under the Absolute Maximum Ratings.
    ${ }^{2}$ The minimum pulse width is the shortest pulse width at which the specified timing parameter is guaranteed.
    ${ }^{3}$ The maximum data rate is the fastest data rate at which the specified timing parameter is guaranteed.
    ${ }^{4}$ toL propagation delay is measured from the time of the input rising logic high threshold, $\mathrm{V}_{\mathbb{H}}$, to the output rising $10 \%$ level of the $\mathrm{V}_{\mathrm{O}}$ signal. toнL propagation delay is measured from the input falling logic low threshold, $\mathrm{V}_{\mathrm{IL}}$, to the output falling $90 \%$ threshold of the $V_{0 \times}$ signal. See Figure 20 for waveforms of propagation delay parameters.
    ${ }^{5} \mathrm{t}_{\mathrm{PSK}}$ is the magnitude of the worst-case difference in $\mathrm{t}_{\mathrm{DLH}}$ and/or $\mathrm{t}_{\mathrm{DHL}}$ that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions. See Figure 20 for waveforms of propagation delay parameters.
    ${ }^{6}$ Channel-to-channel matching is the absolute value of the difference in propagation delays between the two channels.

[^3]:    ${ }^{1}$ In accordance with UL 1577 , each ADuM4223 is proof tested by applying an insulation test voltage $\geq 6000 \mathrm{~V}$ rms for 1 second (current leakage detection limit $=10 \mu \mathrm{~A}$ ).
    ${ }^{2}$ In accordance with DIN V VDE V 0884-10, each ADuM4223 is proof tested by applying an insulation test voltage $\geq 1592 \mathrm{~V}$ peak for 1 second (partial discharge detection limit $=5 \mathrm{pC}$ ). An asterisk (*) marking branded on the component designates DIN V VDE V 0884-10 approval.

[^4]:    ${ }^{1}$ Pin 3 and Pin 8 are internally connected; connecting both pins to supply $\mathrm{V}_{\mathrm{DD} 1}$ is recommended.

