TEXAS INSTRUMENTS

TLC5926-Q1, **TLC5927-Q1**

SLVS973A – SEPTEMBER 2009 – REVISED JULY 2015

TLC592x-Q1 16-Channel Constant-Current LED Sink Drivers

1 Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
  - Device Temperature Grade 1: –40°C to 125°C Ambient Operating Temperature Range
  - Device HBM ESD Classification Level 2
- 16 Constant-Current Output Channels
- Output Current Adjusted By External Resistor
- Constant Output Current Range: 5 mA to 120 mA
- Constant Output Current Invariant to Load Voltage Change
- Open Load, Shorted Load, and Overtemperature Detection
- 256-Step Programmable Global Current Gain
- Excellent Output Current Accuracy:
  - Between Channels: < ±6% (Maximum), 10 mA to 50 mA
  - Between ICs: < ±6% (Maximum), 10 mA to 50 mA
- 30-MHz Clock Frequency
- Schmitt-Trigger Input
- 3.3-V or 5-V Supply Voltage
- Thermal Shutdown for Overtemperature Protection
- ESD Performance: 2-kV HBM

2 Applications

- General LED Lighting Applications
- LED Display Systems
- LED Signage
- Automotive LED Lighting
- White Goods

3 Description

The TLC592x-Q1 Constant-Current LED Sink Drivers is designed to work alone or cascaded. Because each output is independently controlled, they can be programmed to be on or off by the user. The high LED voltage (VLED) allows for the use of a single LED per output or multiple LEDs on a single string. With independently controlled outputs supplied with constant current, the LEDs can be combined in parallel to create higher currents on a single string. The constant sink current for all channels is set through a single external resistor. This allows different LED drivers in the same application to sink various currents which provides optional implementation of multi-color LEDs. An additional advantage of the independent outputs is the ability to leave unused channels floating. The flexibility of the TLC592x-Q1 LED driver is ideal for applications such as (but not limited to): automotive LED lighting, 7-segment displays, scrolling single color displays, gaming machines, white goods, video billboards and video panels.

Device Information[1]

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TLC5926-Q1	HTSSOP (24)	7.80 mm x 4.40 mm
TLC5927-Q1		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic

Table of Contents

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| **Changes from Original (September 2009) to Revision A**	**Page**
• Added *Pin Configuration and Functions* section, *ESD Ratings* table, *Feature Description* section, *Device Functional Modes*, *Application and Implementation* section, *Power Supply Recommendations* section, *Layout* section, *Device and Documentation Support* section, and *Mechanical, Packaging, and Orderable Information* section	1
• Corrected table title from "8-Bit" to "16-Bit"	20

Product Folder Links: *TLC5926-Q1 TLC5927-Q1*

5 Device Comparison Table

DEVICE[1]	OPEN-LOAD DETECTION	SHORT TO GND DETECTION	SHORT TO V_{LED} DETECTION
TLC5926-Q1	x	x	
TLC5927-Q1	x	x	x

(1) The device has one single error register for all these conditions (one error bit per channel)

6 Pin Configuration and Functions

PWP Package
24-Pin HTSSOP With PowerPAD™
Top View

```
        GND  [ 1      24 ]  VDD
        SDI  [ 2      23 ]  R-EXT
        CLK  [ 3      22 ]  SDO
     LE(ED1) [ 4      21 ]  OE(ED2)
       OUT0  [ 5      20 ]  OUT15
       OUT1  [ 6      19 ]  OUT14
       OUT2  [ 7      18 ]  OUT13
       OUT3  [ 8      17 ]  OUT12
       OUT4  [ 9      16 ]  OUT11
       OUT5  [ 10     15 ]  OUT10
       OUT6  [ 11     14 ]  OUT9
       OUT7  [ 12     13 ]  OUT8
```

NOTE: The exposed thermal pad should be connected to ground in all applications.

Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
CLK	3	I	Clock input for data shift on rising edge
GND	1	—	Ground for control logic and current sink
LE(ED1)	4	I	Data strobe input Serial data is transferred to the respective latch when LE(ED1) is high. The data is latched when LE(ED1) goes low. Also, a control signal input for an Error Detection mode and Current Adjust mode (See Timing Diagram). LE(ED1) has an internal pulldown.
$\overline{OE}$(ED2)	21	I	Output enable. When $\overline{OE}$ (ED2)(active) is low, the output drivers are enabled; when $\overline{OE}$(ED2) is high, all output drivers are turned OFF (blanked). Also, a control signal input for an Error Detection mode and Current Adjust mode (See *Device Functional Modes*). $\overline{OE}$(ED2) has an internal pullup.
OUT0–OUT15	15, 16, 17, 18, 19, 20	O	Constant-current output
R-EXT	23	I	Input pin used to connect an external resistor for setting up all output currents
SDI	2	I	Serial-data input to the Shift register
SDO	22	O	Serial-data output to the following SDI of next driver IC or to the microcontroller
VDD	24	I	Supply voltage
Exposed Thermal PAD[1]	—	—	Connect to GND. The thermal pad should be soldered to ground in all applications.

(1) The exposed Thermal PAD should be connected to ground in all applications.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)[1]

		MIN	MAX	UNIT
V_{DD} [2][3][4]	Supply voltage	0	7	V
V_I [2][5]	Input voltage	−0.4	V_{DD} + 0.4	V
V_O [2][6][7]	Output voltage	−0.5	20	V
I_{OUT}	Output current		120	mA
I_{GND}	GND terminal current		1920	mA
T_A	Free-air operating temperature	−40	125	°C
T_J	Operating junction temperature	−40	150	°C
T_{stg}	Storage temperature	−55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to GND.
(3) Absolute negative voltage on these terminals not to go below 0 V
(4) Absolute maximum voltage 7 V for 200 ms
(5) Absolute negative voltage on these terminals not to go below −0.4 V
(6) Absolute negative voltage on these terminals not to go below −0.5 V
(7) Absolute maximum voltage 20 V for 200 ms

7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per AEC Q100-002[1]	±2000	V

(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
V_{DD}	Supply voltage			3	5.5	V
V_O	Supply voltage to the output pins	OUT0–OUT15			17	V
I_O	Output current	DC test circuit	V_O ≥ 0.6 V	5		mA
			V_O ≥ 1 V		120	
I_{OH}	High-level output current	SDO shorted to GND			−1	mA
I_{OL}	Low-level output current	SDO shorted to GND			1	mA
V_{IH}	High-level input voltage	CLK, $\overline{OE}$(ED2), LE(ED1), and SDI		0.7 × V_{DD}	V_{DD}	V
V_{IL}	Low-level input voltage	CLK, $\overline{OE}$(ED2), LE(ED1), and SDI		0	0.3 × V_{DD}	V

Product Folder Links: *TLC5926-Q1 TLC5927-Q1*

7.4 Thermal Information

THERMAL METRIC[1][2]		TLC592x-Q1	UNIT
		PWP (HTSSOP)	
		24 PINS	
$R_{\theta JA}$ Junction-to-ambient thermal resistance	Mounted on JEDEC 1-layer board (JESD 51-3), No airflow	63.9	°C/W
	Mounted on JEDEC 4-layer board (JESD 51-7), No airflow	42.7	
	Mounted on JEDEC 4-layer board (JESD 51-5), No airflow	39.7	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	23.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	20.4	°C/W
ψ_{JT}	Junction-to-top characterization parameter	0.7	°C/W
ψ_{JB}	Junction-to-board characterization parameter	20.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	3.9	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.
(2) The thermal data is based on JEDEC standard high-K profile – JESD 51-5. The copper pad is soldered to the thermal land pattern. Also, correct attachment procedure must be incorporated.

7.5 Electrical Characteristics: V_{DD} = 3 V

V_{DD} = 3 V, T_J = –40°C to 125°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V_O	Supply voltage to the output pins					17	V
I_O	Output current	$V_O \geq 0.6$ V		5			mA
		$V_O \geq 1$ V				120	
V_{IH}	High-level input voltage			$0.7 \times V_{DD}$		V_{DD}	V
V_{IL}	Low-level input voltage			GND		$0.3 \times V_{DD}$	
I_{leak}	Output leakage current	TLC5926-Q1, V_{OH} = 17 V	T_J = 25°C			0.5	µA
			T_J = 125°C			1	
		TLC5927-Q1, V_{OH} = 17 V	T_J = 25°C			0.5	
			T_J = 125°C			5	
V_{OH}	High-level output voltage	SDO, I_{OL} = –1 mA		$V_{DD} - 0.4$			V
V_{OL}	Low-level output voltage	SDO, I_{OH} = 1 mA				0.4	V
I_O[1][2]	Output current 1	V_{OUT} = 0.6 V, R_{ext} = 720 Ω, CG = 0.992			26		mA
	Output current error, die-to-die	I_{OL} = 26 mA, V_O = 0.6 V, R_{ext} = 720 Ω, T_J = 25°C				±6%	
	Output current error, channel-to-channel	I_{OL} = 26 mA, V_O = 0.6 V, R_{ext} = 720 Ω, T_J = 25°C				±6%	
I_O[1][2]	Output current 2	V_O = 0.8 V, R_{ext} = 360 Ω, CG = 0.992			52%		mA
	Output current error, die-to-die	I_{OL} = 52 mA, V_O = 0.8 V, R_{ext} = 360 Ω, T_J = 25°C				±6%	
	Output current error, channel-to-channel	I_{OL} = 52 mA, V_O = 0.8 V, R_{ext} = 360 Ω, T_J = 25°C				±6%	
I_{OUT} vs V_{OUT}	Output current vs output voltage regulation	V_O = 1 V to 3 V, I_O = 26 mA			±0.1		%/V
I_{OUT} vs V_{DD}	Output current vs supply voltage	V_{DD} = 3 V to 5.5 V, I_O = 26 mA/120 mA			±1		
	Pullup resistance	$\overline{OE}$(ED2)		250	500	800	kΩ
	Pulldown resistance	LE(ED1)		250	500	800	kΩ

(1) Typical values represent the likely parametric nominal values determined at the time of characterization. Typical values depend on the application and configuration and may vary over time. Typical values are not ensured on production material.
(2) Specified by design

Electrical Characteristics: V_{DD} = 3 V (continued)

V_{DD} = 3 V, T_J = –40°C to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T_{sd}	Overtemperature shutdown[2]		150	175	200	°C
T_{hys}	Restart temperature hysteresis			15		°C
$I_{OUT,Th}$	Threshold current for open error detection	$I_{OUT,target}$ = 5 mA to 120 mA		$0.5 \times I_{target\%}$		
$V_{OUT,TTh}$	Trigger threshold voltage for short-error detection (TLC5927 only)	$I_{OUT,target}$ = 5 mA to 120 mA	2.3	2.6	3.2	V
$V_{OUT, RTh}$	Return threshold voltage for short-error detection (TLC5927 only)	$I_{OUT,target}$ = 5 mA to 120 mA	1.9			V
I_{DD}	Supply current	OUT0–OUT15 = off, R_{ext} = Open, $\overline{OE}$ = V_{IH}			10	mA
		OUT0–OUT15 = off, R_{ext} = 720 Ω, $\overline{OE}$ = V_{IH}			14	
		OUT0–OUT15 = off, R_{ext} = 360 Ω, $\overline{OE}$ = V_{IH}			18	
		OUT0–OUT15 = off, R_{ext} = 180 Ω, $\overline{OE}$ = V_{IH}			20	
		OUT0–OUT15 = on, R_{ext} = 720 Ω, $\overline{OE}$ = V_{IL}			14	
		OUT0–OUT15 = on, R_{ext} = 360 Ω, $\overline{OE}$ = V_{IL}			18	
		OUT0–OUT15 = on, R_{ext} = 180 Ω, $\overline{OE}$ = V_{IL}			20	

7.6 Electrical Characteristics: V_{DD} = 5.5 V

V_{DD} = 5.5 V, T_J = –40°C to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
V_O	Supply voltage to the output pins					17	V
I_O	Output current	V_O ≥ 0.6 V		5			mA
		V_O ≥ 1 V				120	
V_{IH}	High-level input voltage			$0.7 \times V_{DD}$		V_{DD}	V
V_{IL}	Low-level input voltage			GND		$0.3 \times V_{DD}$	V
I_{leak}	Output leakage current	TLC5926, V_{OH} = 17 V	T_J = 25°C			0.5	µA
			T_J = 125°C			1	
		TLC5927, V_{OH} = 17 V	T_J = 25°C			0.5	
			T_J = 125°C			5	
V_{OH}	High-level output voltage	SDO, I_{OL} = –1 mA		$V_{DD} - 0.4$			V
V_{OL}	Low-level output voltage	SDO, I_{OH} = 1 mA				0.4	V
$I_{O(1)}$ [1] [1]	Output current 1	V_{OUT} = 0.6 V, R_{ext} = 720 Ω, CG = 0.992			26		mA
	Output current error, die-to-die	I_{OL} = 26 mA, V_O = 0.6 V, R_{ext} = 720 Ω, T_J = 25°C				±6%	
	Output current error, channel-to-channel	I_{OL} = 26 mA, V_O = 0.6 V, R_{ext} = 720 Ω, T_J = 25°C				±6%	
$I_{O(2)}$ [1] [2]	Output current 2	V_O = 0.8 V, R_{ext} = 360 Ω, CG = 0.992			52		mA
	Output current error, die-to-die	I_{OL} = 52 mA, V_O = 0.8 V, R_{ext} = 360 Ω, T_J = 25°C				±6%	
	Output current error, channel-to-channel	I_{OL} = 52 mA, V_O = 0.8 V, R_{ext} = 360 Ω, T_J = 25°C				±6%	

(1) Typical values represent the likely parametric nominal values determined at the time of characterization. Typical values depend on the application and configuration and may vary over time. Typical values are not ensured on production material.
(2) Specified by design

Product Folder Links: *TLC5926-Q1 TLC5927-Q1*

Electrical Characteristics: V$_{DD}$ = 5.5 V (continued)

V$_{DD}$ = 5.5 V, T$_J$ = –40°C to 125°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I$_{OUT}$ vs V$_{OUT}$	Output current vs output voltage regulation	V$_O$ = 1 V to 3 V, I$_O$ = 26 mA		±0.1		%/V
I$_{OUT}$ vs V$_{DD}$	Output current vs supply voltage	V$_{DD}$ = 3 V to 5.5 V, I$_O$ = 26 mA/120 mA		±1		
	Pullup resistance	$\overline{OE}$(ED2)	250	500	800	kΩ
	Pulldown resistance	LE(ED1)	250	500	800	kΩ
T$_{sd}$	Overtemperature shutdown[2]		150	175	200	°C
T$_{hys}$	Restart temperature hysteresis			15		°C
I$_{OUT,Th}$	Threshold current for open error detection	I$_{OUT,target}$ = 5 mA to 120 mA		0.5 × I$_{target}$ %		
V$_{OUT,TTh}$	Trigger threshold voltage for short-error detection (TLC5927 only)	I$_{OUT,target}$ = 5 mA to 120 mA	2.3	2.6	3.2	V
V$_{OUT, RTh}$	Return threshold voltage for short-error detection (TLC5927 only)	I$_{OUT,target}$ = 5 mA to 120 mA	1.9			V
I$_{DD}$	Supply current	OUT0–OUT15 = off, R$_{ext}$ = Open, $\overline{OE}$ = V$_{IH}$			11	mA
		OUT0–OUT15 = off, R$_{ext}$ = 720 Ω, $\overline{OE}$ = V$_{IH}$			17	
		OUT0–OUT15 = off, R$_{ext}$ = 360 Ω, $\overline{OE}$ = V$_{IH}$			18	
		OUT0–OUT15 = off, R$_{ext}$ = 180 Ω, $\overline{OE}$ = V$_{IH}$			25	
		OUT0–OUT15 = on, R$_{ext}$ = 720 Ω, $\overline{OE}$ = V$_{IL}$			17	
		OUT0–OUT15 = on, R$_{ext}$ = 360 Ω, $\overline{OE}$ = V$_{IL}$			18	
		OUT0–OUT15 = on, R$_{ext}$ = 180 Ω, $\overline{OE}$ = V$_{IL}$			25	

7.7 Timing Requirements

V$_{DD}$ = 3 V to 5.5 V (unless otherwise noted)

			MIN	MAX	UNIT
t$_{w(L)}$	LE(ED1) pulse duration	Normal mode	20		ns
t$_{w(CLK)}$	CLK pulse duration	Normal mode	20		ns
t$_{w(OE)}$	$\overline{OE}$(ED2) pulse duration	Normal mode	1000		ns
t$_{su(D)}$	Setup time for SDI	Normal mode	7		ns
t$_{h(D)}$	Hold time for SDI	Normal mode	3		ns
t$_{su(L)}$	Setup time for LE(ED1)	Normal mode	18		ns
t$_{h(L)}$	Hold time for LE(ED1)	Normal mode	18		ns
t$_{w(CLK)}$	CLK pulse duration	Error Detection mode	20		ns
t$_{w(ED2)}$	$\overline{OE}$(ED2) pulse duration	Error Detection mode	2000		ns
t$_{su(ED1)}$	Setup time for LE(ED1)	Error Detection mode	7		ns
t$_{h(ED1)}$	Hold time for LE(ED1)	Error Detection mode	10		ns
t$_{su(ED2)}$	Setup time for $\overline{OE}$(ED2)	Error Detection mode	7		ns
t$_{h(ED2)}$	Hold time for $\overline{OE}$(ED2)	Error Detection mode	10		ns
f$_{CLK}$	Clock frequency	Cascade operation, V$_{DD}$ = 3 V to 5.5 V		30	MHz

7.8 Switching Characteristics: V_{DD} = 3 V

V_{DD} = 3 V, T_J = –40°C to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH1}	Low-to-high propagation delay time, CLK to OUTn		35	65	105	ns
t_{PLH2}	Low-to-high propagation delay time, LE(ED1) to OUTn		35	65	105	ns
t_{PLH3}	Low-to-high propagation delay time, $\overline{OE}$(ED2) to OUTn		35	65	105	ns
t_{PLH4}	Low-to-high propagation delay time, CLK to SDO			20	45	ns
t_{PHL1}	High-to-low propagation delay time, CLK to OUTn		200	300	470	ns
t_{PHL2}	High-to-low propagation delay time, LE(ED1) to OUTn		200	300	470	ns
t_{PHL3}	High-to-low propagation delay time, $\overline{OE}$(ED2) to OUTn		200	300	470	ns
t_{PHL4}	High-to-low propagation delay time, CLK to SDO			20	40	ns
$t_{w(CLK)}$	Pulse duration, CLK	V_{IH} = V_{DD}, V_{IL} = GND, R_{ext} = 360 Ω, V_L = 4 V, R_L = 44 Ω, C_L = 70 pF, CG = 0.992	20			ns
$t_{w(L)}$	Pulse duration LE(ED1)		20			ns
$t_{w(OE)}$	Pulse duration, $\overline{OE}$(ED2)		1000			ns
$t_{w(ED2)}$	Pulse duration, $\overline{OE}$(ED2) in Error Detection mode		2			µs
$t_{h(ED1,ED2)}$	Hold time, LE(ED1), and $\overline{OE}$(ED2)		10			ns
$t_{h(D)}$	Hold time, SDI		5			ns
$t_{su(D,ED1,ED2)}$	Setup time, SDI, LE(ED1), and $\overline{OE}$(ED2)		7			ns
$t_{h(L)}$	Hold time, LE(ED1), Normal mode		18			ns
$t_{su(L)}$	Setup time, LE(ED1), Normal mode		18			ns
t_r	Rise time, CLK[1]				500	ns
t_f	Fall time, CLK[1]				500	ns
t_{or}	Rise time, outputs (off)				245	ns
t_{of}	Rise time, outputs (on)				600	ns
f_{CLK}	Clock frequency	Cascade operation			30	MHz

(1)   If the devices are connected in cascade and t_r or t_f is large, it may be critical to achieve the timing required for data transfer between two cascaded devices.

Product Folder Links: *TLC5926-Q1 TLC5927-Q1*

7.9 Switching Characteristics: V_{DD} = 5.5 V

V_{DD} = 5.5 V, T_J = –40°C to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH1}	Low-to-high propagation delay time, CLK to OUTn		27	65	95	ns
t_{PLH2}	Low-to-high propagation delay time, LE(ED1) to OUTn		27	65	95	ns
t_{PLH3}	Low-to-high propagation delay time, $\overline{OE}$(ED2) to OUTn		27	65	95	ns
t_{PLH4}	Low-to-high propagation delay time, CLK to SDO			20	30	ns
t_{PHL1}	High-to-low propagation delay time, CLK to OUTn		180	300	445	ns
t_{PHL2}	High-to-low propagation delay time, LE(ED1) to OUTn		180	300	445	ns
t_{PHL3}	High-to-low propagation delay time, $\overline{OE}$(ED2) to OUTn		180	300	445	ns
t_{PHL4}	High-to-low propagation delay time, CLK to SDO			20	30	ns
$t_{w(CLK)}$	Pulse duration, CLK		20			ns
$t_{w(L)}$	Pulse duration LE(ED1)	V_{IH} = V_{DD}, V_{IL} = GND, R_{ext} = 360 Ω, V_L = 4 V, R_L = 44 Ω, C_L = 70 pF, CG = 0.992	20			ns
$t_{w(OE)}$	Pulse duration, $\overline{OE}$(ED2)		1000			ns
$t_{w(ED2)}$	Pulse duration, $\overline{OE}$(ED2) in Error Detection mode		2			μs
$t_{h(ED1,ED2)}$	Hold time, LE(ED1), and $\overline{OE}$(ED2)		10			ns
$t_{h(D)}$	Hold time, SDI		3			ns
$t_{su(D,ED1,ED2)}$	Setup time, SDI, LE(ED1), and $\overline{OE}$(ED2)		4			ns
$t_{h(L)}$	Hold time, LE(ED1), Normal mode		15			ns
$t_{su(L)}$	Setup time, LE(ED1), Normal mode		15			ns
t_r	Rise time, CLK[1]				500	ns
t_f	Fall time, CLK[1]				500	ns
t_{or}	Rise time, outputs (off)				245	ns
t_{of}	Rise time, outputs (on)				570	ns
f_{CLK}	Clock frequency	Cascade operation			30	MHz

(1) If the devices are connected in cascade and t_r or t_f is large, it may be critical to achieve the timing required for data transfer between two cascaded devices.

7.10 Typical Characteristics

Figure 1: At low voltage levels (V_O), the output current (I_O) may be limited. Figure 1 shows the dependency of the output current on the output voltage.


Figure 1. Output Current vs Output Voltage

Product Folder Links: *TLC5926-Q1 TLC5927-Q1*

8 Parameter Measurement Information

**Figure 2. Test Circuit for Electrical Characteristics**

Figure 3. Test Circuit for Switching Characteristics

## Parameter Measurement Information (continued)

Figure 4. Normal Mode Timing Waveforms

Parameter Measurement Information (continued)

Figure 5. Switching to Special Mode Timing Waveforms

Figure 6. Reading Error Status Code Timing Waveforms

Product Folder Links: *TLC5926-Q1 TLC5927-Q1*

9 Detailed Description

9.1 Overview

The TLC592x-Q1 is designed for LED displays and LED lighting applications with open-load, shorted-load, and overtemperature detection, and constant-current control. The TLC592x-Q1 contains a 16-bit shift register and data latches, which convert serial input data into parallel output format. At the TLC592x-Q1 output stage, 16 regulated- current ports provide uniform and constant current for driving LEDs within a wide range of VF (Forward Voltage) variations. Used in systems designed for LED display applications (that is, LED panels), TLC592x-Q1 provides great flexibility and device performance. Users can adjust the output current from 5 mA to 120 mA through an external resistor, R-EXT, which gives flexibility in controlling the light intensity of LEDs. TLC592x-Q1 is designed for up to 17 V at the output port. The high clock frequency, 30 MHz, also satisfies the system requirements of high-volume data transmission.

9.2 Functional Block Diagram

Product Folder Links: *TLC5926-Q1 TLC5927-Q1*

9.3 Feature Description

9.3.1 Open-Circuit Detection Principle

The LED Open-Circuit Detection compares the effective current level I_{OUT} with the open load detection threshold current $I_{OUT,Th}$. If I_{OUT} is below the $I_{OUT,Th}$ threshold, the TLC592x-Q1 detects an open-load condition. This error status can be read as an error status code in the Special mode. For open-circuit error detection, a channel must be on.

Table 1. Open-Circuit Detection

STATE OF OUTPUT PORT	CONDITION OF OUTPUT CURRENT	ERROR STATUS CODE	MEANING
Off	I_{OUT} = 0 mA	0	Detection not possible
On	$I_{OUT} < I_{OUT,Th}$ [(1)]	0	Open circuit
	$I_{OUT} \geq I_{OUT,Th}$ [(1)]	1	Normal

(1) $I_{OUT,Th}$ = 0.5 × $I_{OUT,target}$ (typical)

9.3.2 Short-Circuit Detection Principle (TLC5927-Q1 Only)

The LED short-circuit detection compares the effective voltage level V_{OUT} with the shorted-load detection threshold voltages $V_{OUT,TTh}$ and $V_{OUT,RTh}$. If V_{OUT} is above the $V_{OUT,TTh}$ threshold, the TLC5927-Q1 detects a shorted-load condition. If the V_{OUT} is below $V_{OUT,RTh}$ threshold, no error is detected and the error bit is reset. This error status can be read as an error status code in the Special mode. For short-circuit error detection, a channel must be on.

Table 2. Short-Circuit Detection

STATE OF OUTPUT PORT	CONDITION OF OUTPUT VOLTAGE	ERROR STATUS CODE	MEANING
Off	I_{OUT} = 0 mA	0	Detection not possible
On	$V_{OUT} \geq V_{OUT,TTh}$	0	Short circuit
	$V_{OUT} < V_{OUT,RTh}$	1	Normal

Figure 7. Short-Circuit Detection Principle

Product Folder Links: *TLC5926-Q1 TLC5927-Q1*

9.3.3 Overtemperature Detection and Shutdown

The TLC592x-Q1 is equipped with a global overtemperature sensor and 16 individual, channel-specific overtemperature sensors.

- When the global sensor reaches the trip temperature, all output channels are shutdown, and the error status is stored in the internal Error Status register of every channel. After shutdown, the channels automatically restart after cooling down, if the control signal (output latch) remains on. The stored error status is not reset after cooling down and can be read out as the error status code in the Special mode.

- When one of the channel-specific sensors reaches trip temperature, only the affected output channel is shut down, and the error status is stored only in the internal Error Status register of the affected channel. After shutdown, the channel automatically restarts after cooling down, if the control signal (output latch) remains on. The stored error status is not reset after cooling down and can be read out as error status code in the Special mode.

For channel-specific overtemperature error detection, a channel must be on.

The error status code is reset when the TLC592x-Q1 returns to Normal mode.

Table 3. Overtemperature Detection[1]

| STATE OF OUTPUT PORT	CONDITION	ERROR STATUS CODE	MEANING
Off	I_{OUT} = 0 mA	0	
On On → all channels Off	$T_j < T_{j,trip}$ global	1	Normal
	$T_j > T_{j,trip}$ global	All error status bits = 0	Global overtemperature
On On → Off	$T_j < T_{j,trip}$ channel n	1	Normal
	$T_j > T_{j,trip}$ channel n	Channel n error status bit = 0	Channel n overtemperature

(1)   The global shutdown threshold temperature is approximately 170°C.

9.4 Device Functional Modes

The TLC5926/TLC5927-Q1 provides a Special Mode in which two functions are included: Error Detection and Current Gain Control. In the TLC5926/TLC5927-Q1 there are two operation modes and three phases: Normal Mode phase, Mode Switching transition phase, and Special mode phase. The signal on the multiple- function pin OE(ED2) is monitored, and when a one- clock-wide short pulse appears on OE(ED2), TLC5926/TLC5927-Q1 enters the Mode Switching phase. At this time, the voltage level on LE (ED1) determines the next mode into which the TLC5926/TLC5927-Q1 switches.

In the Normal Mode phase, the serial data is transferred into TLC5926/TLC5927-Q1 via SDI, shifted in the shift register, and transferred out via SDO. LE (ED1) can latch the serial data in the shift register to the output latch. OE(ED2) enables the output drivers to sink current.

In the Special Mode phase, the low-voltage-level signal OE(ED2) can enable output channels and detect the status of the output current, to tell if the driving current level is enough or not. The detected error status is loaded into the 16-bit shift register and shifted out via SDO, along with the CLK signal. The system controller can read the error status to determine whether or not the LEDs are properly lit. In the Special Mode phase, TLC5926/TLC5927-Q1 also allows users to adjust the output current level by setting a runtime-programmable Configuration Code. The code is sent into TLC5926/TLC5927-Q1 via SDI. The positive pulse of LE (ED1) latches the code in the shift register into a built-in 8-bit configuration latch, instead of the output latch. The code affects the voltage at R-EXT and controls the output-current regulator. The output current can be adjusted finely by a gain ranging from 1/12 to 127/128 in 256 steps. Therefore, the current skew between ICs can be compensated within less than 1%, and this feature is suitable for white balancing in LED color-display panels.

Device Functional Modes (continued)

Figure 8. Normal Mode

Table 4. Truth Table in Normal Mode

CLK	LE(ED1)	$\overline{OE}$(ED2)	SDI	OUT0...OUT15	SDO
↑	H	L	Dn	Dn...Dn – 7...Dn – 15	Dn – 15
↑	L	L	Dn + 1	No change	Dn – 14
↑	H	L	Dn + 2	Dn + 2...Dn – 5...Dn – 13	Dn – 13
↓	X	L	Dn + 3	Dn + 2...Dn – 5...Dn – 13	Dn – 13
↓	X	H	Dn + 3	off	Dn – 13

The signal sequence shown in Figure 9 makes the TLC592x-Q1 enter Current Adjust and Error Detection mode.

Figure 9. Switching to Special Mode

Product Folder Links: *TLC5926-Q1 TLC5927-Q1*

In the Current Adjust mode, sending the positive pulse of LE(ED1), the content of the shift register (a current adjust code) is written to the 16-bit configuration latch (see Figure 10).

Figure 10. Writing Configuration Code

When the TLC592x-Q1 is in the error detection mode, the signal sequence shown in Figure 11 enables a system controller to read error status codes through SDO.


Figure 11. Reading Error Status Code

The signal sequence shown in Figure 12 makes TLC592x-Q1 resume the Normal mode. Switching to Normal mode resets all internal Error Status registers. $\overline{OE}$ (ED2) always enables the output port, whether the TLC592x-Q1 enters current adjust mode or not.

Figure 12. Switching to Normal Mode

9.4.1 Operation Mode Switching

In order to switch between its two modes, TLC592x-Q1 monitors the signal $\overline{OE}$(ED2). When a one-clock-wide pulse of $\overline{OE}$(ED2) appears, TLC592x-Q1 enters the two-clock-period transition phase, the Mode Switching phase. After power on, the default operation mode is the Normal Mode (see Figure 13).


Figure 13. Mode Switching

As shown in Figure 13, once a one-clock-wide short pulse (101) of $\overline{OE}$(ED2) appears, TLC592x-Q1 enters the Mode Switching phase. At the fourth rising edge of CLK, if LE(ED1) is sampled as voltage high, TLC592x-Q1 switches to Special mode; otherwise, it switches to Normal mode. The signal LE(ED1) between the third and the fifth rising edges of CLK cannot latch any data. Its level is used only to determine into which mode to switch. However, the short pulse of $\overline{OE}$(ED2) can still enable the output ports. During mode switching, the serial data can still be transferred through SDI and shifted out from SDO.

NOTE
1. The signal sequence for the mode switching may be used frequently to ensure that the TLC592x-Q1 is in the proper mode.
2. The 1 and 0 on the LE(ED1) signal are sampled at the rising edge of CLK. The X means its level does not affect the result of mode switching mechanism.
3. After power on, the default operation mode is Normal mode.

9.4.2 Normal Mode Phase

Serial data is transferred into TLC592x-Q1 via SDI, shifted in the Shift Register, and output via SDO. LE(ED1) can latch the serial data in the Shift Register to the Output Latch. $\overline{OE}$(ED2) enables the output drivers to sink current. These functions differ only as described in Operation Mode Switching, in which case, a short pulse triggers TLC592x-Q1 to switch the operation mode. However, as long as LE(ED1) is high in the Mode Switching phase, TLC592x-Q1 remains in the Normal mode, as if no mode switching occurred.

9.4.3 Special Mode Phase

In the Special mode, as long as $\overline{OE}$(ED2) is not low, the serial data is shifted to the Shift Register via SDI and shifted out via SDO, as in the Normal mode. However, there are two differences between the Special Mode and the Normal Mode, as shown in the following sections.

9.4.3.1 Reading Error Status Code in Special Mode

When $\overline{OE}$(ED2) is pulled low while in Special mode, error detection and load error status codes are loaded into the Shift Register, in addition to enabling output ports to sink current. Figure 14 shows the timing sequence for error detection. The 0 and 1 signal levels are sampled at the rising edge of each CLK. At least three zeros must be sampled at the voltage low signal $\overline{OE}$(ED2). Immediately after the second 0 is sampled, the data input source of the Shift Register changes to the 16-bit parallel Error Status Code register, instead of from the serial data on SDI. Normally, the error status codes are generated at least 2 µs after the falling edge of $\overline{OE}$(ED2). The

occurrence of the third or later 0 saves the detected error status codes into the Shift Register. Therefore, when $\overline{OE}$(ED2) is low, the serial data cannot be shifted into TLC592x-Q1 via SDI. When $\overline{OE}$(ED2) is pulled high, the data input source of the Shift Register is changed back to SDI. At the same time, the output ports are disabled and the error detection is completed. Then, the error status codes saved in the Shift Register can be shifted out via SDO bit-by-bit along with CLK, as well as the new serial data can be shifted into TLC592x-Q1 via SDI.

While in Special mode, the TLC592x-Q1 cannot simultaneously transfer serial data and detect LED load error status.

Figure 14. Reading Error Status Code

9.4.3.2 *Writing Configuration Code in Special Mode*

When in Special mode, the active high signal LE(ED1) latches the serial data in the Shift Register to the Configuration Latch, instead of the Output Latch. The latched serial data is used as the Configuration Code.

The code is stored until power off or the Configuration Latch is rewritten. As shown in Figure 15, the timing for writing the Configuration Code is the same as the timing in the Normal Mode to latching output channel data. Both the Configuration Code and Error Status Code are transferred in the common 16-bit Shift Register. Users must pay attention to the sequence of error detection and current adjustment to avoid the Configuration Code being overwritten by Error Status Code.


Figure 15. Writing Configuration Code

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

10.1.1 Constant Current

In LED display applications, TLC592x-Q1 provides nearly no current variations from channel to channel and from IC to IC. While $I_{OUT} \leq 50$ mA, the maximum current skew between channels is less than ±6% and between ICs is less than ±6%.

10.1.2 Adjusting Output Current

TLC592x-Q1 scales up the reference current, I_{ref}, set by the external resistor R_{ext} to sink a current, I_{out}, at each output port. Users can follow Equation 1, Equation 2, and Equation 3 to calculate the target output current $I_{OUT,target}$ in the saturation region:

$$V_{R-EXT} = 1.26 \text{ V} \times VG \tag{1}$$

$$I_{ref} = V_{R-EXT}/R_{ext}, \text{ if another end of the external resistor } R_{ext} \text{ is connected to ground.} \tag{2}$$

$$I_{OUT,target} = I_{ref} \times 15 \times 3^{CM-1} \tag{3}$$

Where R_{ext} is the resistance of the external resistor connected to the R-EXT terminal, and V_{R-EXT} is the voltage of R-EXT, which is controlled by the programmable voltage gain (VG), which is defined by the Configuration Code. The Current Multiplier (CM) determines that the ratio $I_{OUT,target}/I_{ref}$ is 15 or 5. After power on, the default value of VG is 127/128 = 0.992, and the default value of CM is 1, so that the ratio $I_{OUT,target}/I_{ref}$ = 15. Based on the default VG and CM.

$$V_{R-EXT} = 1.26 \text{ V} \times 127 / 128 = 1.25 \text{ V} \tag{4}$$

$$I_{OUT,target} = (1.25 \text{ V} / R_{ext}) \times 15 \tag{5}$$

Therefore, the default current is approximately 52 mA at 360 Ω and 26 mA at 720 Ω. The default relationship after power on between $I_{OUT,target}$ and R_{ext} is shown in Figure 16.


Figure 16. Default Relationship Curve Between $I_{OUT,target}$ and R_{ext}

10.1.3 16-Bit Configuration Code and Current Gain

Table 5 shows the bit definition of the Configuration Code in the Configuration Latch.

Table 5. Bit Definition of 16-Bit Configuration Code

	BIT 0	BIT 1	BIT 2	BIT 3	BIT 4	BIT 5	BIT 6	BIT 7	BIT 15:8
Meaning	CM	HC	CC0	CC1	CC2	CC3	CC4	CC5	Don't care
Default	1	1	1	1	1	1	1	1	X

Product Folder Links: *TLC5926-Q1 TLC5927-Q1*

Bit 7 is first sent into TLC592x-Q1 via SDI. Bits 1 to 7 {HC, CC[0:5]} determine the voltage gain (VG) that affects the voltage at R-EXT and indirectly affects the reference current, I_{ref}, flowing through the external resistor at R-EXT. Bit 0 is the Current Multiplier (CM) that determines the ratio $I_{OUT,target} / I_{ref}$. Each combination of VG and CM gives a specific Current Gain (CG).

- VG: the relationship between {HC,CC[0:5]} and the voltage gain is calculated as:

$$VG = (1 + HC) \times (1 + D/64) / 4 \tag{6}$$

$$D = CC0 \times 2^5 + CC1 \times 2^4 + CC2 \times 2^3 + CC3 \times 2^2 + CC4 \times 2^1 + CC5 \times 2^0 \tag{7}$$

Where HC is 1 or 0, and D is the binary value of CC[0:5]. So, the VG could be regarded as a floating-point number with 1-bit exponent HC and 6-bit mantissa CC[0:5]. {HC,CC[0:5]} divides the programmable voltage gain VG into 128 steps and two sub-bands:

Low voltage sub-band (HC = 0): VG = 1/4 ~ 127/256, linearly divided into 64 steps

High voltage sub-band (HC = 1): VG = 1/2 ~ 127/128, linearly divided into 64 steps

- CM: In addition to determining the ratio $I_{OUT,target}/I_{ref}$, CM limits the output current range.

High Current Multiplier (CM = 1): $I_{OUT,target}/I_{ref}$ = 15, suitable for output current range I_{OUT} = 10 mA to 120 mA.

Low Current Multiplier (CM = 0): $I_{OUT,target}/I_{ref}$ = 5, suitable for output current range I_{OUT} = 5 mA to 40 mA

- CG: The total Current Gain is defined as the following.

$$V_{R-EXT} = 1.26 \text{ V} \times VG \tag{8}$$

$I_{ref} = V_{R-EXT}/R_{ext}$, if the external resistor, R_{ext}, is connected to ground. $\tag{9}$

$$I_{OUT,target} = I_{ref} \times 15 \times 3^{CM-1} = 1.26 \text{ V}/R_{ext} \times VG \times 15 \times 3^{CM-1} = (1.26 \text{ V}/R_{ext} \times 15) \times CG \tag{10}$$

$$CG = VG \times 3^{CM-1} \tag{11}$$

Therefore, CG = (1/12) to (127/128) divided into 256 steps.

Examples

- Configuration Code {CM, HC, CC[0:5]} = {1,1,111111}
  VG = 127/128 = 0.992 and CG = VG × 3^0 = VG = 0.992
- Configuration Code = {1,1,000000}
  VG = (1 + 1) × (1 + 0/64)/4 = 1/2 = 0.5, and CG = 0.5
- Configuration Code = {0,0,000000}
  VG = (1 + 0) × (1 + 0/64)/4 = 1/4, and CG = (1/4) × 3^{-1} = 1/12

After power on, the default value of the Configuration Code {CM, HC, CC[0:5]} is {1,1,111111}. Therefore, VG = CG = 0.992. The relationship between the Configuration Code and the Current Gain is shown in Figure 17.


Figure 17. Current Gain vs Configuration Code

10.2 Typical Applications

10.2.1 Single Implementation of TLC5926/TLC5927-Q1 Device

The TLC592x-Q1 Constant-Current LED Sink Drivers is designed to work alone or cascaded. shows implementation of a single TLC591x-Q1 device.


Figure 18. Simple Implementation of TLC591x-Q1 Circuit

10.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 6. The purpose of this design procedure is to calculate the power dissipation in the device and the operating junction temperature.

Table 6. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUES
No. of LED strings	16
No. of LEDs per string	3
LED current (mA)	20
Forward voltage of each LED (V)	3.5
Junction-to-ambient thermal resistance (°C/W)	39.7
Ambient temperature of application (°C)	115
V_{DD} (V)	5
I_{DD} (mA)	17
Max operating junction temperature (°C)	150

Product Folder Links: *TLC5926-Q1 TLC5927-Q1*

10.2.1.2 Detailed Design Procedure

$$T_J = T_A + \theta_{JA} \times P_{D\_TOT}$$

where

- T_J is the junction temperature
- T_A is the ambient temperature
- θ_{JA} is the junction-to-ambient thermal resistance
- P_{D_TOT} is the total power dissipation in the IC   (12)

$$P_{D\_TOT} = P_{D\_CS} + I_{DD} \times V_{DD}$$

where

- P_{D_CS} is the power dissipation in the LED current sinks
- I_{DD} is the IC supply current
- V_{DD} is the IC supply voltage   (13)

$$P_{D\_CS} = I_O \times V_O \times n_{CH}$$

where

- I_O is the LED current
- V_O is the voltage at the output pin
- n_{CH} is the number of LED strings   (14)

$$V_O = V_{LED} - (n_{LED} \times V_F)$$

where

- V_{LED} is the voltage applied to the LED string
- n_{LED} is the number of LEDs in the string
- V_F is the forward voltage of each LED   (15)

V_O must not be too high as this will cause excess power dissipation inside the current sink. However, V_O must also not be too low as this will not allow the full LED current (refer to the output voltage vs. output current graph). With $V_{LED} = 12$ V:

$$V_O = 12 \text{ V} - (3 \times 3.5 \text{ V}) = 1.5 \text{ V} \tag{16}$$
$$P_{D\_CS} = 20 \text{ mA} \times 1.5 \text{ V} \times 16 = 0.48 \text{ W} \tag{17}$$

Using P_{D_CS}, calculate:

$$P_{D\_TOT} = P_{D\_CS} + I_{DD} \times V_{DD} = 0.48 \text{ W} + 0.017 \text{ A} \times 5 \text{ V} = 0.565 \text{ W} \tag{18}$$

Using P_{D_TOT}, calculate:

$$T_J = T_A + \theta_{JA} \times P_{D\_TOT} = 115°C + 39.7°C/W \times 0.565 \text{ W} = 137.6°C \tag{19}$$

This design example has demonstrated how to calculate power dissipation in the IC and ensure that the junction temperature is kept below 150°C.

NOTE

This design example assumes that all channels have the same electrical parameters (n_{LED}, I_O, V_F, V_{LED}). If the parameters are unique for each channel, then the power dissipation must be calculated for each current sink separately. Then, each result must be added together to calculate the total power dissipation in the current sinks.


10.2.1.3 Application Curve

Figure 19. Output Current vs Output Voltage

Product Folder Links: *TLC5926-Q1 TLC5927-Q1*

10.2.2 Cascading Implementation of TLC5926/ TLC5927-Q1 Device

The TLC592x-Q1 Constant-Current LED Sink Drivers is designed to work alone or cascaded. Figure 20 shows a cascaded driver implementation.


Multiple Cascaded Drivers
26 mA Application

Figure 20. Cascading Implementation of TLC592x-Q1 Schematic

Product Folder Links: *TLC5926-Q1 TLC5927-Q1*

11 Power Supply Recommendations

The device is designed to operate from a VDD supply between 3 V and 5.5 V. The LED supply voltage should be determined by the number of LEDs in each string and the forward voltage of the LEDs. The maximum recommended supply voltage on the output pins (OUT0-OUT15) is 17 V.

12 Layout

12.1 Layout Guidelines

The traces that carry current from the LED cathodes to the OUTx pins must be wide enough to support the default current (up to 120 mA).

The SDI, CLK, LE (ED1), $\overline{\text{OE}}$(ED2), and SDO pins should be connected to the microcontroller.

There are several ways to achieve this, including the following methods:
* Traces may be routed underneath the package on the top layer.
* The signal may travel through a via to another layer.

The thermal pad in the PWP package should be connected to the ground plane through thermal relief vias. This layout technique will improve the thermal performance of the package.

Product Folder Links: *TLC5926-Q1 TLC5927-Q1*

12.2 Layout Example

Figure 21. TLC592x-Q1 Layout Example

Product Folder Links: *TLC5926-Q1 TLC5927-Q1*

13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 7. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TLC5926-Q1	Click here	Click here	Click here	Click here	Click here
TLC5927-Q1	Click here	Click here	Click here	Click here	Click here

13.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.3 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

13.4 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.5 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLC5926QPWPRQ1	ACTIVE	HTSSOP	PWP	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	TLC5926Q	Samples
TLC5927QPWPRQ1	ACTIVE	HTSSOP	PWP	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	TLC5927Q	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLC5926-Q1, TLC5927-Q1 :

- Catalog: TLC5926, TLC5927

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC5926QPWPRQ1	HTSSOP	PWP	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
TLC5927QPWPRQ1	HTSSOP	PWP	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

![Texas Instruments logo]

PACKAGE MATERIALS INFORMATION

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC5926QPWPRQ1	HTSSOP	PWP	24	2000	367.0	367.0	38.0
TLC5927QPWPRQ1	HTSSOP	PWP	24	2000	367.0	367.0	38.0

PWP 24

4.4 x 7.6, 0.65 mm pitch

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4224742/B

6.6 / 6.2 TYP

A

PIN 1 ID
AREA

1

24

22X 0.65

7.9 / 7.7
NOTE 3

2X 7.15

12

13

B

4.5 / 4.3

24X 0.30 / 0.19

⊕ | 0.1 Ⓜ | C | A Ⓢ | B Ⓢ

SEATING PLANE

C

⌒ | 0.1 | C

SEE DETAIL A

(0.15) TYP

2X (0.95) MAX
NOTE 5

4X (0.2) MAX
NOTE 5

5.16 / 4.12

EXPOSED
THERMAL PAD

GAGE PLANE

0.25

1.2 MAX

0° - 8°

0.15 / 0.05

0.75 / 0.50

(1)

DETAIL A
TYPICAL

2.40 / 1.65

4222709/A   02/2016

PowerPAD is a trademark of Texas Instruments.

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
   per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
   exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may not be present and may vary.

PWP0024B

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE

LAND PATTERN EXAMPLE
SCALE:10X

SOLDER MASK DEFINED PAD

SEE DETAILS

(3.4) NOTE 9

(2.4) SYMM

24X (1.5)

24X (0.45)

(R0.05) TYP

SYMM

22X (0.65)

(⌀ 0.2) TYP VIA

METAL COVERED BY SOLDER MASK

(1) TYP

(5.8)

(1.1) TYP

(5.16)

(7.8) NOTE 9

SOLDER MASK DETAILS
PADS 1-24

SOLDER MASK OPENING

METAL

0.05 MAX ALL AROUND

NON SOLDER MASK DEFINED

METAL UNDER SOLDER MASK

SOLDER MASK OPENING

0.05 MIN ALL AROUND

SOLDER MASK DEFINED

4222709/A 02/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.

PWP0024B

SOLDER PASTE EXAMPLE
EXPOSED PAD
100% PRINTED SOLDER COVERAGE BY AREA
SCALE:10X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	2.68 X 5.77
0.125	2.4 X 5.16 (SHOWN)
0.15	2.19 X 4.71
0.175	2.03 X 4.36

4222709/A   02/2016

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.