



# **QUAD DIFFERENTIAL PECL RECEIVERS**

### **FEATURES**


- Functional Replacements for the Agere BRF1A, BRF2A, BRS2A, and BRS2B
- Pin Equivalent to General Trade 26LS32
- High Input Impedance Approximately 8 kΩ
- 4-ns Maximum Propagation Delay
- TB5R1 Provides 50-mV Hysteresis
- TB5R2 With -125-mV Threshold Offset for Preferred State Output
- -1.1-V to 7.1-V Common Mode Range
- Single 5-V 10% Supply
- Slew Rate Limited (1 ns min 80% to 20%)
- TB5R2 Output Defaults to Logic 1 When Inputs Left Open or Shorted to V<sub>CC</sub> or GND
- ESD Protection HBM > 3 kV, CDM > 2 kV
- Operating Temperature Range: -40C to 85C
- Available in Gull-Wing SOIC (JEDEC MS-013, DW) and SOIC (D) Package

### **APPLICATIONS**

 Digital Data or Clock Transmission Over Balanced Lines

#### PIN ASSIGNMENTS

**D PACKAGE** 



### **DESCRIPTION**

These quad differential receivers accept digital data over balanced transmission lines. They translate differential input logic levels to TTL output logic levels.

The TB5R1 is a pin- and function-compatible replacement for the Agere systems BRF1A and BRF2A; it includes 3-kV HBM and 2-kV CDM ESD protection.


The TB5R2 is a pin- and function-compatible replacement for the Agere systems BRS2A and BRS2B and incorporates a 125-mV receiver input offset, preferred state output, 3-kV HBM and 2-kV CDM ESD protection. The TB5R2 preferred state feature places the high state when the inputs are open, shorted to ground, or shorted to the power supply.

The power-down loading characteristics of the receiver input circuit are approximately 8  $k\Omega$  relative to the power supplies; hence they do not load the transmission line when the circuit is powered down.

The packaging for these differential line receivers include a 16-pin gull wing SOIC (DW) and SOIC (D).

The enable inputs of this device include internal pullup resistors of approximately 40 k $\Omega$  that are connected to  $V_{CC}$  to ensure a logical high level input if the inputs are open circuited.

#### **FUNCTIONAL BLOCK DIAGRAM**



### **Enable Truth Table**

E1	E2	CONDITION
0	0	Active
1	0	Active
0	1	Disabled



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



**Enable Truth Table (continued)** 

	(		,
E1		E2	CONDITION
1		1	Active



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### **ORDERING INFORMATION**

PART NUMBER	PART MARKING	Package	LEAD FINISH	STATUS
TB5R1DW	TB5R1	Gull-Wing SOIC	NiPdAu	Production
TB5R1D	TB5R1	SOIC	NiPdAu	Production
TB5R2DW	TB5R2	Gull-Wing SOIC	NiPdAu	Production
TB5R2D	TB5R2	SOIC	NiPdAu	Production

### POWER DISSIPATION RATINGS

PACKAGE	CIRCUIT BOARD MODEL	POWER RATING T <sub>A</sub> ≤ 25°C	THERMAL RESISTANCE, JUNCTION-TO-AMBIENT WITH NO AIR FLOW	DERATING FACTOR <sup>(1)</sup> T <sub>A</sub> ≥ 25°C	POWER RATING T <sub>A</sub> = 85°C
D	Low-K <sup>(2)</sup>	763 mW	131.1°C/W	7.6 mW/°C	305 mW
	High-K <sup>(3)</sup>	1190 mW	84.1°C/W	11.9 mW/°C	475 mW
DW	Low-K <sup>(2)</sup>	831 mW	120.3°C/W	8.3 mW/°C	332 mW
DVV	High-K <sup>(3)</sup>	1240 mW	80.8°C/W	12.4 mW/°C	494 mW

- (1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted with no air flow.
- 2) In accordance with the low-K thermal metric definitions of EIA/JESD51-3.
- (3) In accordance with the high-K thermal metric definitions of EIA/JESD51-7.

### THERMAL CHARACTERISTICS

	PARAMETER	PACKAGE	VALUE	UNIT
$\theta_{JB}$	Junction-to-Board Thermal Resistance	D	47.5	°C/W
	Junction-to-Board Thermal Resistance	DW	53.7	°C/W
0	Junction-to-Case Thermal Resistance	D	44.2	°C/W
$\theta_{JC}$	Junction-to-Case Thermal Resistance	DW	47.1	°C/W

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted(1)

			UNIT
Supply voltage,	0 V to 6 V		
Magnitude of di	8.4 V		
ESD	Human Body Model (2)	All pins	3 kV
ESD	Charged-Device Model (3)	All pins	2 kV
Continuous pov	See Dissipation Rating Table		
Storage temper	ature, T <sub>stg</sub>	−65°C to 150°C	

- (1) Stresses beyond those listed under, absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under, recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Tested in accordance with JEDEC Standard 22, Test Method A114-A.
- (3) Tested in accordance with JEDEC Standard 22, Test Method C101.

Submit Documentation Feedback

Copyright © 2003–2008, Texas Instruments Incorporated



### RECOMMENDED OPERATING CONDITIONS

	MIN	Nom	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	V
Bus pin input voltage, V <sub>AI</sub> , V, V <sub>BI</sub> , V, V <sub>CI</sub> , V, V <sub>DI</sub> , V	-1.2 <sup>(1)</sup>		7.2	V
Magnitude of differential input voltage,  V <sub>AI</sub> - V ,  V <sub>BI</sub> - V ,  V <sub>CI</sub> - V ,  V <sub>DI</sub> - V	0.1		6	V
Operating free-air temperature, T <sub>A</sub>	-40		85	°C

<sup>(1)</sup> The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet, unless otherwise noted.

### **DEVICE ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range unless otherwise noted

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
L Supply ourront(1)	Outputs disabled			40	mA
I <sub>CC</sub> Supply current <sup>(1)</sup>	Outputs enabled			38	mA

<sup>(1)</sup> Current is dc power draw as measured through GND pin and does not include power delivered to load.

### RECEIVER ELECTRICAL CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

	parameter	test cond	ditions	min	typ	max	unit
V <sub>OL</sub>	Output low voltage	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 8 \text{ mA}$			0.4	V
V <sub>OH</sub>	Output high voltage	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -400 A	2.4			V
V <sub>IL</sub>	Low level enable input voltage (1)	V <sub>CC</sub> = 5.5 V				0.8	V
V <sub>IH</sub>	High level enable input voltage <sup>(1)</sup>	V <sub>CC</sub> = 5.5 V		2			V
V <sub>IK</sub>	Enable input clamp voltage	$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = -5 mA			-1 <sup>(2)</sup>	V
.,	Desirius seine differential insut three-hald values (1) (1/ 1/	A D C D	TB5R1			100	mV
$V_{TH+}$	Positive-going differential input threshold voltage <sup>(1)</sup> , (V <sub>xl</sub> - V)	x = A, B, C, or D	TB5R2 <sup>(3)</sup>			-50	mV
V <sub>TH-</sub>	Newstrands of the section of the section (1) (1) (1)	A D O D	TB5R1			-100 <sup>(2)</sup>	mV
	Negative-going differential input threshold voltage $^{(1)}$ , $(V_{xi} - V)$	x = A, B, C, or D	TB5R2 <sup>(3)</sup>			-200 <sup>(2)</sup>	mV
V <sub>HYST</sub>	Differential input threshold voltage hysteresis, (V <sub>TH+</sub> - V <sub>TH_</sub> )	TB5R1	1		50		mV
I <sub>OZL</sub>	Output off state source of (III's to 7)	V 55.V	V <sub>O</sub> = 0.4 V			-20 <sup>(2)</sup>	Α
l <sub>OZH</sub>	Output off-state current, (High-Z)	$V_{CC} = 5.5 \text{ V}$	V <sub>O</sub> = 2.4 V			20	Α
Ios	Output short circuit current <sup>(4)</sup>	V <sub>CC</sub> = 5.5 V				-100 <sup>(2)</sup>	mA
I <sub>IL</sub>	Enable input low current	$V_{CC} = 5.5 \text{ V},$	V <sub>IN</sub> = 0.4 V			-400 <sup>(2)</sup>	Α
	Enable input high current	V 55.V	$V_{IN} = 2.7 \text{ V}$			20	Α
I <sub>IH</sub>	Enable input reverse current	$V_{CC} = 5.5 \text{ V}$	V <sub>IN</sub> = 5.5 V			100	Α
IIL	Differential input low current	$V_{CC} = 5.5V$ ,	V <sub>IN</sub> = -1.2 V			-2 <sup>(2)</sup>	mA
I <sub>IH</sub>	Differential input high current	V <sub>CC</sub> = 5.5V,	V <sub>IN</sub> = 7.2 V			1	mA
Ro	Output resistance				20		Ω

<sup>(1)</sup> The input levels and difference voltage provide no noise immunity and should be tested only in a static, noise-free environment.

<sup>(2)</sup> This parameter is listed using a magnitude and polarity/direction convention, rather than an algebraic convention, to match the original Agere data sheet.

<sup>(3)</sup> Outputs of unused receivers assume a logic 1 level when the inputs are left open. (It is recomended that all unused positive inputs be tied to the positive power supply. No external series resistor is required.)

<sup>(4)</sup> Test must be performed one lead at a time to prevent damage to the device.



### SWITCHING CHARACTERISTICS


over operating free-air temperature range unless otherwise noted

	parameter	test conditions	min	typ	max	unit
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	0 0 7 5(1) 0 2 7 5 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7		2.5	4	20
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	$C_L = 0 \text{ pF}^{(1)}$ , See Figure 2 and Figure 4		2.5	4	ns
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	C <sub>I</sub> = 15 pF, See Figure 2 and Figure 4		3	5	20
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	C <sub>L</sub> = 15 pr, See Figure 2 and Figure 4		3	5	ns
t <sub>PHZ</sub>	Output disable time, high-level-to-high-impedance output (2)	C <sub>L</sub> = 5 pF, See Figure 3 and Figure 5		4.1	12	ns
t <sub>PLZ</sub>	Output disable time, low-level-to-high-impedance output (2)			2.8	12	ns
	Dulan width distortion It & I	C <sub>L</sub> = 10 pF, See Figure 2 and Figure 4			0.7	ns
t <sub>skew1</sub>	Pulse width distortion,  t <sub>PHL</sub> - t <sub>PLH</sub>	C <sub>L</sub> = 150 pF, See Figure 2 and Figure 4			4	ns
$\Delta t_{\text{skew1p}}$	Part-to-part output waveform skew <sup>(3)</sup>	$C_L$ = 10 pF, $T_A$ = 75C, See Figure 2 and Figure 4		0.8	1.4	ns
-p	Part-to-part output wavelorm skew (*)	$C_L$ = 10 pF, $T_A$ = -40C to 85C, See Figure 2 and Figure 4			1.5	ns
$\Delta t_{skew}$	Same part output waveform skew <sup>(3)</sup>	C <sub>L</sub> = 10 pF, See Figure 2 and Figure 4			0.3	ns
t <sub>PZH</sub>	Output enable time, high-impedance-to-high-level output (2)	C <sub>L</sub> = 10 pF, See Figure 3 and Figure 4		5	12	ns
t <sub>PZL</sub>	Output enable time, high-impedance-to-low-level output (2)			4	12	ns
t <sub>TLH</sub>	Rise time (20%-80%)	C <sub>L</sub> = 10 pF, See Figure 2 and Figure 4			3.5	ns
t <sub>THL</sub>	Fall time (80%-20%)				3.5	ns

The propagation delay values with a 0 pF load are based on design and simulation.

### TYPICAL CHARACTERISTICS

TYPICAL PROPAGATION DELAY



NOTE: This graph is included as an aid to the system designers. Total circuit delay varies with load capacitance. The total delay is the sum of the delay due to external capacitance and the intrinsic delay of the device. Intrinsic delay is listed in the table above as the 0 pF load condition. The incremental increase in delay between the 0 pF load condition and the actual total load capacitance represents the extrinsic, or external delay contributed by the load.


Figure 1. Typical Propagation Delay


See Table 1.

<sup>(2)</sup> (3) Output waveform skews are when devices operate with the same supply voltage at the same temperature and have the same packages and the same test circuits.



### **TYPICAL CHARACTERISTICS (continued)**






- A.  $\overline{E2} = 1$  while E1 changes states.
- B. E1 = 0 while  $\overline{E2}$  changes states.

Figure 3. Receiver Enable and Disable Timing

Parametric values specified under the Electrical Characteristics and Timing Characteristics sections for the data transmission driver devices are measured with the following output load circuits.




 $C_{\scriptscriptstyle \parallel}$  includes test-fixture and probe capacitance.

Figure 4. Receiver Propagation Delay Time and Enable Time (t<sub>PZH</sub>, t<sub>PZL</sub>) Test Circuit



# **TYPICAL CHARACTERISTICS (continued)**



C<sub>i</sub> includes test-fixture and probe capacitance.

Figure 5. Receiver Disable Time ( $t_{PHZ}, t_{PLZ}$ ) Test Circuit




Figure 8.

Figure 9.



#### APPLICATION INFORMATION

### **Power Dissipation**

The power dissipation rating, often listed as the package dissipation rating, is a function of the ambient temperature,  $T_A$ , and the airflow around the device. This rating correlates with the device's maximum junction temperature, sometimes listed in the absolute maximum ratings tables. The maximum junction temperature accounts for the processes and materials used to fabricate and package the device, in addition to the desired life expectancy.

There are two common approaches to estimating the internal die junction temperature,  $T_J$ . In both of these methods, the device internal power dissipation  $P_D$  needs to be calculated This is done by totaling the supply power(s) to arrive at the system power dissispation:

$$\sum (V_{sn} \times I_{sn}) \tag{1}$$

and then subtracting the total power dissipation of the external load(s):

$$\sum (V_{Ln} \times I_{Ln}) \tag{2}$$

The first  $T_J$  calculation uses the power dissipation and ambient temperature, along with one parameter:  $\theta_{JA},\;$  the junction-to-ambient thermal resistance, in degrees Celsius per watt.

The product of  $P_D$  and  $\theta_{JA}$  is the junction temperature rise above the ambient temperature. Therefore:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA}) \tag{3}$$




Figure 10. Thermal Impedance vs Air Flow

Note that  $\theta_{JA}$  is highly dependent on the PCB on

which the device is mounted and on the airflow over the device and PCB. JEDEC/EIA has defined standardized test conditions for measuring  $\theta_{JA}.$  Two commonly used conditions are the low-K and the high-K boards, covered by EIA/JESD51-3 and EIA/JESD51-7 respectively. Figure 10 shows the low-K and high-K values of  $\theta_{JA}$  versus air flow for this device and its package options.

The standardized  $\theta_{JA}$  values may not accurately represent the conditions under which the device is used. This can be due to adjacent devices acting as heat sources or heat sinks, to nonuniform airflow, or to the system PCB having significantly different thermal characteristics than the standardized test PCBs. The second method of system thermal analysis is more accurate. This calculation uses the power dissipation and ambient temperature, along with two device and two system-level parameters:

- θ<sub>JC</sub>, the junction-to-case thermal resistance, in degrees Celsius per watt
- θ<sub>JB</sub>, the junction-to-board thermal resistance, in degrees Celsius per watt
- θ<sub>CA</sub>, the case-to-ambient thermal resistance, in degrees Celsius per watt
- θ<sub>BA</sub>, the board-to-ambient thermal resistance, in degrees Celsius per watt.

In this analysis, there are two parallel paths, one through the case (package) to the ambient, and another through the device to the PCB to the ambient. The system-level junction-to-ambient thermal impedance,  $\theta_{\text{JA(S)}}$ , is the equivalent parallel impedance of the two parallel paths:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA(S)})$$
(4)

where

$$\theta_{\text{JA(S)}} = \frac{\left[ \left( \theta_{\text{JC}} + \theta_{\text{CA}} \right) \times \left( \theta_{\text{JB}} + \theta_{\text{BA}} \right) \right]}{\left( \theta_{\text{JC}} + \theta_{\text{CA}} + \theta_{\text{JB}} + \theta_{\text{BA}} \right)} \tag{5}$$

The device parameters  $\theta_{JC}$  and  $\theta_{JB}$  account for the internal structure of the device. The system-level parameters  $\theta_{CA}$  and  $\theta_{BA}$  take into account details of the PCB construction, adjacent electrical and mechanical components, and the environmental conditions including airflow. Finite element (FE), finite difference (FD), or computational fluid dynamics (CFD) programs can determine  $\theta_{CA}$  and  $\theta_{BA}.$  Details on using these programs are beyond the scope of this data sheet, but are available from the software manufacturers.





6-Feb-2020

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TB5R1D	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	NIPDAU	Level-2-250C-1YEAR/ Level-1-220C-UNLIM	-40 to 85	TB5R1	Samples
TB5R1DE4	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	NIPDAU	Level-2-250C-1YEAR/ Level-1-220C-UNLIM	-40 to 85	TB5R1	Samples
TB5R1DW	ACTIVE	SOIC	DW	16	40	Pb-Free (RoHS)	NIPDAU	Level-2-250C-1YEAR/ Level-1-220C-UNLIM	-40 to 85	TB5R1	Samples
TB5R2D	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	NIPDAU	Level-2-250C-1YEAR/ Level-1-220C-UNLIM	-40 to 85	TB5R2	Samples
TB5R2DWR	ACTIVE	SOIC	DW	16	2000	Pb-Free (RoHS)	NIPDAU	Level-2-250C-1YEAR/ Level-1-220C-UNLIM	-40 to 85	TB5R2	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: Til defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



### **PACKAGE OPTION ADDENDUM**

6-Feb-2020

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 26-Feb-2019

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TB5R2DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

www.ti.com 26-Feb-2019



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TB5R2DWR	SOIC	DW	16	2000	350.0	350.0	43.0

7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SOIC



### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC



### NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# D (R-PDS0-G16)

### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated