

SCBS037D - AUGUST 1989 - REVISED MAY 2004


- State-of-the-Art BiCMOS Design Significantly Reduces I_{CCZ}
- Bus Transceivers/Registers
- Independent Registers and Enables for A and B Buses

SN54BCT646 . . . JT OR W PACKAGE SN74BCT646 . . . DW OR NT PACKAGE (TOP VIEW)



- Multiplexed Real-Time and Stored Data
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)





NC - No internal connection

description/ordering information

These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'BCT646 devices.

Output-enable (\overline{OE}) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port can be stored in either register or in both.

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The direction control (DIR) determines which bus will receive data when \overline{OE} is low. In the isolation mode (\overline{OE} high), A data can be stored in one register and/or B data can be stored in the other register.

ORDERING INFORMATION

T _A	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	PDIP – NT	Tube	SN74BCT646NT	SN74BCT646NT		
0°C to 70°C	0010 014	Tube	SN74BCT646DW	DOTO 40		
	SOIC - DW	Tape and reel	SN74BCT646DWR	BCT646		
	CDIP – JT	Tube	SNJ54BCT646JT	SNJ54BCT646JT		
–55°C to 125°C	CFP – W	Tube	SNJ54BCT646W	SNJ54BCT646W		
	LCCC - FK	Tube	SNJ54BCT646FK	SNJ54BCT646FK		

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCBS037D - AUGUST 1989 - REVISED MAY 2004

description/ordering information(continued)

When an output function is disabled, the input function still is enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



SCBS037D - AUGUST 1989 - REVISED MAY 2004




Figure 1. Bus-Management Functions




SCBS037D - AUGUST 1989 - REVISED MAY 2004

FUNCTION TABLE

INPUTS						DAT	A I/O			
ŌĒ	DIR	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	OPERATION OR FUNCTION		
Х	Х	1	Х	Х	Х	Input	Unspecified [†]	Store A, B unspecified [†]		
Х	Χ	Χ	\uparrow	X	Χ	Unspecified [†]	Input	Store B, A unspecified [†]		
Н	Х	1	↑	Х	Х	Input	Input	Store A and B data		
Н	Χ	H or L	H or L	X	Х	Input disabled	Input disabled	Isolation, hold storage		
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus		
L	L	Χ	H or L	Χ	Н	Output	Input	Stored B data to A bus		
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus		
L	Н	H or L	Χ	Н	Χ	Input	Output	Stored A data to B bus		

[†] The data output functions can be enabled or disabled by various signals at the $\overline{\text{OE}}$ and DIR inputs. Data input functions always are enabled, i.e., data at the bus pins is stored on every low-to-high transition of the clock inputs.

logic diagram (positive logic)



To Seven Other Channels

Pin numbers shown are for the DW, JT, NT, and W packages.



SCBS037D - AUGUST 1989 - REVISED MAY 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range: Control inputs (see Note 1)	–0.5 V to 7 V
I/O ports (see Note 1)	–0.5 V to 5.5 V
Voltage range applied to any output in the disabled or power-off state, V _O	–0.5 V to 7 V
Voltage range applied to any output in the high state, V _O	–0.5 V to V _{CC}
Current into any output in the low state: SN54BCT646	96 mA
SN74BCT646	128 mA
Package thermal impedance, θ _{JA} (see Note 2): DW package	46°C/W
(see Note 3): NT package	67°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The package thermal impedance is calculated in accordance with JESD 51-7.
- 3. The package thermal impedance is calculated in accordance with JESD 51-3.

recommended operating conditions (see Note 4)

		SN54BCT646			SN			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			8.0			8.0	V
I _{IK}	Input clamp current			-18			-18	mA
I _{OH}	High-level output current			-12			-15	mA
I _{OL}	Low-level output current			48			64	mA
T _A	Operating free-air temperature	-55		125	0		70	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCBS037D - AUGUST 1989 - REVISED MAY 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			SN	54BCT6	46	SN				
		TES	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT	
V_{IK}		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.2			-1.2	V
			$I_{OH} = -3 \text{ mA}$	2.4	3.3		2.4	3.3		
V_{OH}		V _{CC} = 4.5 V	$I_{OH} = -12 \text{ mA}$	2	3.2					V
			$I_{OH} = -15 \text{ mA}$				2	3.1		
V _{OL}		V 45V	$I_{OL} = 48 \text{ mA}$		0.38	0.55				٧
		$V_{CC} = 4.5 \text{ V}$	$I_{OL} = 64 \text{ mA}$					0.42	0.55	V
	A or B port	v 55V				1			1	
II	Control inputs	$V_{CC} = 5.5 \text{ V},$	$V_{I} = 5.5 \text{ V}$			1			1	mA
. +	A or B port	v 55V	V 07V			70			70	
I _{IH} ‡	Control inputs	$V_{CC} = 5.5 \text{ V},$	$V_1 = 2.7 \text{ V}$			20			20	μΑ
. +	A or B port	v 55V	V 05V			-0.7			-0.7	
! _{IL} ‡	Control inputs	$V_{CC} = 5.5 \text{ V},$	$V_{I} = 0.5 \text{ V}$			-0.7			-0.7	mA
l _{OS} §		$V_{CC} = 5.5 \text{ V},$	V _O = 0	-100		-225	-100		-225	mA
I _{CCL}	A or B port	$V_{CC} = 5.5 \text{ V},$	$V_I = GND$		42	67		42	67	mA
I _{CCH}	A or B port	$V_{CC} = 5.5 \text{ V},$	V _I = 4.5 V		5.6	9		5.6	9	mA
I _{CCZ}	A or B port	$V_{CC} = 5.5 \text{ V},$	V _I = GND		10	16		10	16	mA
C _i	Control inputs	$V_{CC} = 5 V$,	V _I = 2.5 V or 0.5 V		6			6		pF
C _{io}	A or B port	$V_{CC} = 5 V$,	V _O = 2.5 V or 0.5 V		12			14		pF

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_{A} = 25°C.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		V _{CC} =	= 5 V, 25°C	SN54B	CT646	SN7B0	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency		83		83		83	MHz
t _w	Pulse duration, CLK high or low	6		6		6		ns
t _{su}	Setup time, A or B before CLKAB↑ or CLKBA↑	6		7		6		ns
t _h	Hold time, A or B after CLKAB↑ or CLKBA↑	0.5		0.5		0.5		ns

[‡] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.


SCBS037D - AUGUST 1989 - REVISED MAY 2004

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	TO	V _{CC} = 5 V, T _A = 25°C			SN54B	CT646	SN74B	UNIT	
	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			83			83		83		MHz
t _{PLH}	OLIODA «« OLIOD	A av D	3.6	7	9.4	3.6	12.4	3.6	11.2	
t _{PHL}	CLKBA or CLKAB	A or B	3.9	7	9.2	3.9	11.5	3.9	10.6	ns
t _{PLH}	A == D	D av A	3.1	6	8.1	3.1	11.1	3.1	9.5	
t _{PHL}	A or B	B or A	3.7	6.8	8.9	3.7	12.1	3.7	10.5	ns
t _{PLH}	SAB or SBA [†]	A == D	4.5	8.8	11.2	4.5	15.2	4.5	13.8	
t _{PHL}	(with A or B high)	A or B	3.3	6	8.1	3.3	9.8	3.3	9.1	ns
t _{PLH}	SAB or SBA [†]	A or B	3.9	7.7	10.2	3.9	13.3	3.9	12	
t _{PHL}	(with A or B low)		4.7	8.3	10.8	4.7	13.7	4.7	12.9	
t _{PZH}	ŌĒ	A or B	4	7.9	10.7	4	14	4	13.2	
t _{PZL}	OE	AOID	4.6	8.8	11.8	4.6	15.4	4.6	14.4	ns
t _{PHZ}	ŌĒ	A or B	4	7.2	9.4	4	12	4	10.9	
t _{PLZ}	OE	AOID	3.4	7	9.3	3.4	11.6	3.4	10.5	ns
t _{PZH}	DID	A or D	2.8	7.8	10.7	2.8	14	2.8	13.1	
t _{PZL}	DIR	A or B	3.8	8.9	11.9	3.8	15.6	3.8	14.6	ns
t _{PHZ}	DIR	A or B	3.8	8.4	10.7	3.8	13.2	3.8	12.6	ns
t _{PLZ}	DIΠ	AOID	3.2	7.3	9.9	3.2	12.6	3.2	11.8	115

[†] These parameters are measured with the internal output state of the storage register opposite that of the bus input.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C₁ includes probe and jig capacitance.

VOLTAGE WAVEFORMS

PROPAGATION DELAY TIMES (see Note D)

B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $t_r = t_f \leq$ 2.5 ns, duty cycle = 50%.

VOLTAGE WAVEFORMS

ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

- C. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- D. The outputs are measured one at a time, with one transition per measurement.
- $\hbox{E. \ \ When measuring propagation delay times of 3-state outputs, switch $\rm S1\ is\ open.}$
- F. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms







6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-9155501M3A	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9155501M3A SNJ54BCT 646FK	Samples
5962-9155501MLA	ACTIVE	CDIP	JT	24	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9155501ML A SNJ54BCT646JT	Samples
SN74BCT646DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	BCT646	Samples
SN74BCT646DWE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	BCT646	Samples
SNJ54BCT646FK	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9155501M3A SNJ54BCT 646FK	Samples
SNJ54BCT646JT	ACTIVE	CDIP	JT	24	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9155501ML A SNJ54BCT646JT	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

6-Feb-2020

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54BCT646, SN74BCT646:

Catalog: SN74BCT646

www.ti.com

Military: SN54BCT646

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

Military - QML certified for Military and Defense Applications

JT (R-GDIP-T**)

24 LEADS SHOWN

CERAMIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated