











CSD19501KCS

SLPS478A - JANUARY 2014-REVISED AUGUST 2014

CSD19501KCS 80-V N-Channel NexFET™ Power MOSFET

Features


- Ultra-Low Q_a and Q_{ad}
- Low Thermal Resistance
- Avalanche Rated
- Pb Free Terminal Plating
- **RoHS Compliant**
- Halogen Free
- TO-220 Plastic Package


Applications

- Secondary Side Synchronous Rectifier
- Motor Control

Description

This 80 V, 5.5 m Ω , TO-220 NexFETTM power MOSFET is designed to minimize losses in power conversion applications.





Product Summary

$T_A = 25^\circ$	С	TYPICAL VA	UNIT	
V_{DS}	Drain-to-Source Voltage	80	٧	
Q_g	Gate Charge Total (10 V)	38		nC
Q_{gd}	Gate Charge Gate-to-Drain	5.8	nC	
R _{DS(on)}	Drain-to-Source On-Resistance	V _{GS} = 6 V	6.2	mΩ
	Drain-to-Source On-Resistance	V _{GS} = 10 V 5.5		mΩ
$V_{GS(th)}$	Threshold Voltage	2.6	V	

Ordering Information⁽¹⁾

	-			
Device	Package	Media	Qty	Ship
CSD19501KCS	TO-220 Plastic Package	Tube	50	Tube

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

Aboolate Maximum Ratings									
T _A = 2	5°C	VALUE	UNIT						
V_{DS}	Drain-to-Source Voltage	80	V						
V_{GS}	Gate-to-Source Voltage	±20	٧						
	Continuous Drain Current (Package limited)	100							
I _D	Continuous Drain Current (Silicon limited), $T_C = 25$ °C	129	Α						
	Continuous Drain Current (Silicon limited), $T_C = 100$ °C	91							
I_{DM}	Pulsed Drain Current (1)	305	Α						
P _D	Power Dissipation	217	W						
T _J , T _{stg}	Operating Junction and Storage Temperature Range	-55 to 175	°C						
E _{AS}	Avalanche Energy, single pulse I_D = 65 A, L = 0.1 mH, R_G = 25 Ω	211	mJ						

(1) Max R_{θJC} = 0.7, pulse duration ≤100 μs, Duty cycle ≤1%

Gate Charge






Table of Contents

1	Features 1		5.3 Typical MOSFET Characteristics
2	Applications 1	6	Device and Documentation Support
	Description 1		6.1 Trademarks
	Revision History2		6.2 Electrostatic Discharge Caution
	Specifications3		6.3 Glossary
•	5.1 Electrical Characteristics	7	Mechanical Data
	5.2 Thermal Information		7.1 KCS Package Dimensions

4 Revision History

Cł	hanges from Original (January 2014) to Revision A	Page
•	I _{DM} increased from 146 to 305	
•	Updated pulse current conditions.	······································
•	Updated SOA in Figure 10	(

Submit Documentation Feedback

Copyright © 2014, Texas Instruments Incorporated



5 Specifications

5.1 Electrical Characteristics

(T_A = 25°C unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS					
BV _{DSS}	Drain-to-Source Voltage	V _{GS} = 0 V, I _D = 250 μA	80			V
I _{DSS}	Drain-to-Source Leakage Current	V _{GS} = 0 V, V _{DS} = 64 V			1	μΑ
I _{GSS}	Gate-to-Source Leakage Current	V _{DS} = 0 V, V _{GS} = 20 V			100	nA
V _{GS(th)}	Gate-to-Source Threshold Voltage	V _{DS} = V _{GS} , I _D = 250 μA	2.2	2.6	3.2	V
1	Desir to Course On Besistense	V _{GS} = 6 V, I _D = 60 A		6.2	7.9	mΩ
R _{DS(on)}	Drain-to-Source On-Resistance	V _{GS} = 10 V, I _D = 60 A		5.5	6.6	mΩ
g_{fs}	Transconductance	V _{DS} = 8 V, I _D = 60 A		137		S
DYNAMI	IC CHARACTERISTICS				,	
C _{iss}	Input Capacitance			3060	3980	pF
C _{oss}	Output Capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 40 \text{ V}, f = 1 \text{ MHz}$		784	1020	pF
C _{rss}	Reverse Transfer Capacitance			12.4	16.1	pF
R_G	Series Gate Resistance			1.3	2.6	Ω
Q_g	Gate Charge Total (10 V)			38	50	nC
Q_{gd}	Gate Charge Gate-to-Drain	V 40 V 1 CO A		5.8		nC
Q _{gs}	Gate Charge Gate-to-Source	$V_{DS} = 40 \text{ V}, I_{D} = 60 \text{ A}$		12.4		nC
Q _{g(th)}	Gate Charge at V _{th}			7.5		nC
Q _{oss}	Output Charge	V _{DS} = 40 V, V _{GS} = 0 V		98		nC
t _{d(on)}	Turn On Delay Time			21		ns
t _r	Rise Time	V _{DS} = 50 V, V _{GS} = 10 V,		15		ns
t _{d(off)}	Turn Off Delay Time	$I_{DS} = 60 \text{ A}, R_G = 0 \Omega$		39		ns
t_f	Fall Time			5		ns
DIODE C	CHARACTERISTICS		·			
V_{SD}	Diode Forward Voltage	I _{SD} = 60 A, V _{GS} = 0 V		0.9	1.1	V
Q _{rr}	Reverse Recovery Charge	V _{DS} = 40 V, I _F = 60 A,		230		nC
t _{rr}	Reverse Recovery Time	di/dt = 300 A/μs		74		ns

5.2 Thermal Information

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$


	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-Case Thermal Resistance			0.7	°C/W
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance			62	C/VV


Product Folder Links: CSD19501KCS



5.3 Typical MOSFET Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$








Typical MOSFET Characteristics (continued)

(T_A = 25°C unless otherwise stated)



Copyright © 2014, Texas Instruments Incorporated


Figure 8. Normalized On-State Resistance vs Temperature


Submit Documentation Feedback

Figure 9. Typical Diode Forward Voltage



Typical MOSFET Characteristics (continued)







6 Device and Documentation Support

6.1 Trademarks

NexFET is a trademark of Texas Instruments.

6.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

Product Folder Links: CSD19501KCS




7 Mechanical Data

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback



7.1 KCS Package Dimensions



NOTES:

- A. All linear dimensions are in inches (millimeters).

 B. This drawing is subject to change without notice.
- △C Lead dimensions are not controlled within this area. Chamfer may or may not appear
 D. All lead dimensions apply before solder dip.
 E. The center lead is in electrical contact with the mounting tab.

- The chamfer is optional.
- Thermal pad contour optional within these dimensions.
- Falls within JEDEC TO-220 variation AB, except minimum lead thickness, minimum exposed pad length, and maximum body length.

Pin Configuration

Position	Designation
Pin 1	Gate
Pin 2 / Tab	Drain
Pin 3	Source

Product Folder Links: CSD19501KCS



PACKAGE OPTION ADDENDUM

9-Jun-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD19501KCS	ACTIVE	TO-220	KCS	3	50	Green (RoHS & no Sb/Br)	SN	N / A for Pkg Type	-55 to 175	CSD19501KCS	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated