

UCC2805x, UCC3805x Transition Mode PFC Controller

1 Features

- Transition Mode PFC Controller for Low Implementation Cost
- Industry Pin Compatibility With Improved Feature Set
- Improved Transient Response With Slew-Rate Comparator
- Zero Power Detect to Prevent Overvoltage Protection (OVP) During Light Load Conditions
- Accurate Internal VREF for Tight Output Regulation
- Two UVLO Options
- OVP, Open-Feedback Protection, and Enable Circuits
- ± 750 -mA Peak Gate Drive Current
- Low Start-Up and Operating Currents
- Lead (Pb)-Free Packages

2 Applications

- Single-Stage PFC Flyback Converters for Lighting and Motor Drives
- Switch-Mode Power Supplies for Desktops, Monitors, TVs, and Set Top Boxes (STBs)
- AC Adapter Front-End Power Supplies
- Electronic Ballasts

3 Description

The UCC38050 and UCC38051 are PFC controllers for low-to-medium power applications requiring compliance with IEC 1000-3-2 harmonic reduction standard. The controllers are designed for a boost preregulator operating in transition mode (also referred to as boundary-conduction mode or critical conduction-mode operation). They feature a transconductance voltage amplifier for feedback error processing, a simple multiplier for generating a current command proportional to the input voltage, a current-sense (PWM) comparator, PWM logic, and a totem-pole driver for driving an external FET.


In the transition mode operation, the PWM circuit is self-oscillating, with the turnon being governed by an inductor zero-current detector (ZCD pin), and the turnoff being governed by the current-sense comparator. Additionally, the controller provides features such as peak current limit, default timer, overvoltage protection (OVP) and enable.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
UCC28050, UCC28051, UCC38050, UCC38051	SOIC (8)	3.91 mm x 4.90 mm
	PDIP (8)	6.35 mm x 9.81 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Application Diagram



UDG-02125



Table of Contents

1 Features	1	7.4 Device Functional Modes.....	14
2 Applications	1	8 Application and Implementation	16
3 Description	1	8.1 Application Information.....	16
4 Revision History	2	8.2 Typical Application	16
5 Pin Configuration and Functions	3	9 Power Supply Recommendations	21
6 Specifications	4	10 Layout	22
6.1 Absolute Maximum Ratings	4	10.1 Layout Guidelines	22
6.2 ESD Ratings.....	4	10.2 Layout Example	22
6.3 Recommended Operating Conditions.....	4	11 Device and Documentation Support	23
6.4 Thermal Information	4	11.1 Device Support.....	23
6.5 Electrical Characteristics.....	5	11.2 Related Links	23
6.6 Typical Characteristics.....	7	11.3 Community Resources.....	23
7 Detailed Description	10	11.4 Trademarks	23
7.1 Overview	10	11.5 Electrostatic Discharge Caution.....	23
7.2 Functional Block Diagram	11	11.6 Glossary	23
7.3 Feature Description.....	12	12 Mechanical, Packaging, and Orderable Information	24


4 Revision History

Changes from Revision F (March 2009) to Revision G

Page

- Added *ESD Ratings* table, *Feature Description* section, *Device Functional Modes*, *Application and Implementation* section, *Power Supply Recommendations* section, *Layout* section, *Device and Documentation Support* section, and *Mechanical, Packaging, and Orderable Information* section. **1**

5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
COMP	2	O	Output of the transconductance error amplifier. Loop compensation components are connected between this pin and ground. The output current capability of this pin is 10- μ A under normal conditions, but increases to approximately 1-mA when the differential input is greater than the specified values in the specifications table. This voltage is one of the inputs to the multiplier, with a dynamic input range of 2.5 V to 3.8 V. During zero power or overvoltage conditions, this pin goes below 2.5 V nominal. When it goes below 2.3 V, the zero power comparator is activated, which prevents the gate drive from switching.
CS	4	I	This pin senses the instantaneous switch current in the boost switch and uses it as the internal ramp for PWM comparator. The internal circuitry filters out switching noise spikes without requiring external components. In addition, an external R-C filter may be required to suppress the noise spikes. An internal clamp on the multiplier output terminates the switching cycle if this pin voltage exceeds 1.7 V. Additional external filtering may be required. CS threshold is approximately equal to: $L = \frac{(V_{AC(min)})^2 \times (V_{OUT} - \sqrt{2} \times V_{AC(min)})}{2 \times F_{s(min)} \times V_{OUT} \times P_{IN}} \quad (1)$ V_{OFFSET} is approximately 75 mV to improve the zero crossing distortion.
DRV	7	O	The gate drive output for an external boost switch. This output is capable of delivering up to 750-mA peak currents during turn-on and turn-off. An external gate drive resistor may be needed to limit the peak current depending on the V_{CC} voltage being used. Below the UVLO threshold, the output is held low.
GND	6	–	The chip reference ground. All bypassing elements are connected to ground pin with shortest loops feasible.
MULTIN	3	I	This pin senses the instantaneous boost regulator input voltage through a voltage divider. The voltage acts as one of the inputs to the internal multiplier. Recommended operating range is 0 V to 2.5 V at high line.
VCC	8	–	The supply voltage for the chip. This pin should be bypassed with a high-frequency capacitor (greater than 0.1- μ F) and tied to GND. The UCC38050 has a wide UVLO hysteresis of approximately 6.3 V that allows use of a lower value supply capacitor on this pin for quicker and easier start-up. The UCC38051 has a narrow UVLO hysteresis with of about 2.8 V, and a start-up voltage of about 12.5 V for applications where the operation of the PFC device must be controlled by a downstream PWM controller.
VO_SNS	1	I	This pin senses the boost regulator output voltage through a voltage divider. Internally, this pin is the inverting input to the transconductance amplifier (with a nominal value of 2.5 V) and also is input to the OVP comparator. Additionally, pulling this pin below the ENABLE threshold turns off the output switching, ensuring that the gate drive is held off while the boost output is pre-charging, and also ensuring no runaway if the feedback path is open.
ZCD	5	I	Input for the zero current detect comparator. The boost inductor current is indirectly sensed through the bias winding on the boost inductor. The ZCD pin input goes low when the inductor current reaches zero and that transition is detected. Internal active voltage clamps are provided to prevent this pin from going below ground or too high. If zero current is not detected within 400 μ s, a reset timer sets the latch and gate drive.

6 Specifications

6.1 Absolute Maximum Ratings

 over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage, V_{CC}	(Internally clamped)		20	V
Input current into V_{CC} clamp	I_{DD}		30	mA
Input current	ZCD		±10	mA
Gate drive current (peak), I_{DRV}	DRV		±750	mA
Input voltage, V_{CC}	VO_SNS, MULTIN, CS		5	V
Maximum negative voltage	VO_SNS, MULTIN, DRV, CS		-0.5	V
Power dissipation at $T_A = 50^\circ\text{C}$	D package		650	mW
	P package		1	W
Operating junction temperature range, T_J		-55	150	$^\circ\text{C}$
Storage temperature, T_{stg}		-65	150	$^\circ\text{C}$
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds			300	$^\circ\text{C}$

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

		VALUE	UNIT
SOIC PACKAGE			
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
VCC input voltage from a low-impedance source	$V_{CCOFF} + 1\text{ V}$		18	V
Operating junction temperature, T_J	-40		125	$^\circ\text{C}$

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾	UCC2805x, UCC3805x		UNIT
	D (SOIC)	P (PDIP)	
	8 PINS	8 PINS	
$R_{\theta JA}$ Junction-to-ambient thermal resistance	113.6	55.6	$^\circ\text{C}/\text{W}$
$R_{\theta JC(top)}$ Junction-to-case (top) thermal resistance	60.3	45.5	$^\circ\text{C}/\text{W}$
$R_{\theta JB}$ Junction-to-board thermal resistance	54.3	32.7	$^\circ\text{C}/\text{W}$
Ψ_{JT} Junction-to-top characterization parameter	14	23.1	$^\circ\text{C}/\text{W}$
Ψ_{JB} Junction-to-board characterization parameter	53.8	32.6	$^\circ\text{C}/\text{W}$

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

6.5 Electrical Characteristics

$T_A = 0^\circ\text{C}$ to 70°C for the UCC3805x, -40°C to $+105^\circ\text{C}$ for the UCC2805x, $T_A = T_J$, $V_{CC} = 12\text{ V}$.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
V _{CC} operating voltage					18	V
Shunt voltage		I _{VCC} = 25 mA	18	19	20	V
Supply current, off		V _{CC} = V _{CC} turnon threshold – 300 mV		75	125	μA
Supply current, disabled		VO_SNS = 0.5 V		2	4	mA
Supply current, on		75 kHz, C _L = 0 nF		4	6	mA
Supply current, dynamic operating		75 kHz, C _L = 1 nF		5	7	mA
UVLO						
V _{CC} turnon threshold	UCCx8050		15.4	15.8	16.4	V
	UCCx8051		12	12.5	13	
V _{CC} turnoff threshold			9.4	9.7	10	V
UVLO hysteresis	UCCx8050		5.8	6.3	6.8	V
	UCCx8051		2.3	2.8	3.3	
VOLTAGE AMPLIFIER (VO_SNS)						
Input voltage (V _{REF})	UCC3805x		2.46	2.5	2.54	V
	UCC2805x		2.45	2.5	2.55	
Input bias current					0.5	μA
V _{COMP} high		VO_SNS = 2.1 V	4.5		5.5	V
V _{COMP} low		VO_SNS = 2.55 V		1.8	2.45	V
gM		T _J = 25 °C, V _{COMP} = 3.5 V	60	90	130	μS
Source current	UCCx8050	VO_SNS = 2.1 V, V _{COMP} = 3.5 V	–0.2	–0.1		mA
	UCCx8051	VO_SNS = 2.1 V, V _{COMP} = 2.5 V	–200	–300	–400	μA
Sink current		VO_SNS = 2.7 V, V _{COMP} = 3.5 V	0.2	1		mA
OVER VOLTAGE PROTECTION / ENABLE						
Overvoltage reference	UCCx8050		VREF + 0.165	VREF + 0.19	VREF + 0.21	V
	UCCx8051		VREF + 0.15	VREF + 0.18	VREF + 0.21	
Hysteresis	UCCx8050		175	200	225	mV
	UCCx8051		150	180	210	
Enable threshold	UCCx8050		0.62	0.67	0.72	V
	UCCx8051		0.18	0.23	0.28	
Enable hysteresis			0.05	0.1	0.2	V
MULTIPLIER						
Multiplier gain constant (k)		V _{MULTIN} = 0.5 V, COMP = 3.5 V	0.43	0.65	0.87	1/V
Dynamic input range, V _{MULTIN} INPUT			0 to 2.5	0 to 3.5		V
Dynamic input range, COMP INPUT			2.5 to 3.8	2.5 to 4		V
Input bias current, MULTIN				0.1	1	μA
ZERO POWER						
Zero power comparator threshold ⁽¹⁾		Measured on V _{COMP}	2.1	2.3	2.5	V

(1) Ensured by design. Not production tested.

Electrical Characteristics (continued)
 $T_A = 0^\circ\text{C}$ to 70°C for the UCC3805x, -40°C to $+105^\circ\text{C}$ for the UCC2805x, $T_A = T_J$, $V_{CC} = 12\text{ V}$.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ZERO CURRENT DETECT					
Input threshold (rising edge) ⁽¹⁾		1.5	1.7	2	V
Hysteresis ⁽¹⁾		250	350	450	mV
Input high clamp	$I = 3\text{ mA}$		5	6	V
Input low clamp	$I = -3\text{ mA}$	0.3	0.65	0.9	V
Restart time delay		200	400		μs
CURRENT SENSE COMPARATOR					
Input bias current	$CS = 0\text{ V}$		0.1	1	μA
Input offset voltage ⁽¹⁾		-10		10	mV
Delay to output	CS to DRV		300	450	ns
Maximum current sense threshold voltage		1.55	1.7	1.8	V
PFC GATE DRIVER					
GT1 pull-up resistance	$I_{OUT} = -125\text{ mA}$		5	12	Ω
GT1 pull-down resistance	$I_{OUT} = 125\text{ mA}$		2	10	Ω
GT1 output rise time	$C_{LOAD} = 1\text{ nF}$, $R_{LOAD} = 10\ \Omega$		25	75	ns
GT1 output fall time	$C_{LOAD} = 1\text{ nF}$, $R_{LOAD} = 10\ \Omega$		10	50	ns

6.6 Typical Characteristics




Figure 1. Supply Current vs Supply Voltage




Figure 2. Supply Current vs Temperature




Figure 3. UVLO Thresholds vs Temperature




Figure 4. Reference Voltage vs Temperature




Figure 5. Current Sense Input Threshold vs Multiplier Input Voltage




Figure 6. Maximum Current Sense Threshold vs Temperature

Typical Characteristics (continued)




Figure 7. CS To Output Delay Time vs Temperature




Figure 8. Transconductance vs Temperature




Figure 9. gm Amplifier Output Current vs Output Sense Voltage




Figure 10. gm Amplifier Output Current vs Output Sense Voltage (Small Signal View)




Figure 11. Voltage Amplifier Output vs Time (UCC38050)




Figure 12. Overvoltage Protection Thresholds vs Temperature

Typical Characteristics (continued)




Figure 13. Zero Current Detection Clamp Current vs Voltage




Figure 14. Restart Time vs Temperature




Figure 15. Output Saturation Voltage vs Source Current




Figure 16. Output Saturation Voltage vs Sink Current

7 Detailed Description


7.1 Overview

The UCC38050 and UCC38051 are PFC controllers for low-to-medium power applications requiring compliance with IEC 1000-3-2 harmonic reduction. The controller is designed for a boost preregulator operating in transition mode (also referred to as boundary-conduction mode or critical conduction-mode operation). It features a transconductance voltage amplifier for feedback error processing, a simple multiplier for generating a current command proportional to the input voltage, a current-sense (PWM) comparator, PWM logic, and a totem-pole driver for driving an external FET.

The UCC38050 and UCC38051, while being pin-compatible with other industry controllers providing similar functionality, offer many feature enhancements and tighter specifications, leading to an overall reduction in system implementation cost. The system performance is enhanced by incorporation of a zero-power detect function, which allows the controller output to shut down at light load conditions without running into overvoltage. The device also features innovative slew rate enhancement circuits, which improve the large signal transient performance of the voltage error amplifier. The low start-up and operating currents of the device result in low power consumption and ease of start-up. Highly accurate internal bandgap reference leads to tight regulation of output voltage in normal and OVP conditions, resulting in higher system reliability. The enable comparator ensures that the controller is off if the feedback sense path is broken or if the input voltage is very low.

There are two key parameteric differences between UCC38050 and UCC38051. The UVLO turn-on threshold of UCC38050 is 15.8 V, while for UCC38051 it is 12.5 V. Secondly, the gM amplifier source current for UCC38050 is typically 1.3 mA, while for UCC38051 it is 300 μ A. The higher UVLO turn-on threshold of the UCC38050 allows quicker and easier start-up with a smaller V_{CC} capacitance, while the lower UVLO turn-on threshold of UCC38051 allows the operation of the PFC chip to be easily controlled by the downstream PWM controller in two-stage power converters. The UCC38050 gM amplifier also provides a full 1.3-mA typical source current for faster start-up and improved transient response when output is low, either at start-up or during transient conditions. The UCC38051 scales this source current back down to 300- μ A typical source current to gradually increase the error voltage, preventing a step increase in line currents at start-up, but still providing good transient response. The UCC38051 is suitable for multiple applications, including AC adapters, where a two-stage power conversion is needed. The UCC38050 is suitable for applications such as electronic ballasts, where there is no down-stream PWM conversion and the advantages of a smaller V_{CC} capacitor and improved transient response can be realized.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 UVLO and Reference Block

This block generates a precision reference voltage used to obtain tightly controlled UVLO threshold. In addition to generating a 2.5-V reference for the non-inverting terminal of the gM amplifier, it generates the reference voltages for blocks such as OVP, enable, zero power, and multiplier. An internal rail of 7.5 V is also generated, to drive all the internal blocks.

7.3.2 Error Amplifier

The voltage error amplifier in UCC3805x is a transconductance amplifier, with a typical transconductance value of 90 μ S. A transconductance amplifier is advantageous in that the inverting input of the amplifier is solely determined by the external resistive-divider from the output voltage, and not the transient behavior of the amplifier itself. This allows the VO_SNS pin to be used for sensing overvoltage conditions.

The sink and source capability of the error amplifier is approximately 10 μ A during normal operation of the amplifier. However, when the VO_SNS pin voltage is beyond the normal operating conditions ($VO_SNS > 1.05 \times V_{REF}$, $VO_SNS < 0.88 \times V_{REF}$), additional circuitry to enhance the slew-rate of the amplifier is activated. Enhanced slew-rate of the compensation capacitor results in a faster start-up and transient response. This prevents the output voltage from drifting too high or too low, which can happen if the compensation capacitor were to be slewed by the normal slewing current of 10 μ A. When VO_SNS rises above the normal range, the enhanced sink current capability is in excess of 1 mA. When VO_SNS falls below the normal range, the UCC38050 can source more than 1 mA, and the UCC38051 sources approximately 300 μ A. The limited source current in the UCC38051 helps to gradually increase the error voltage on the COMP pin preventing a step increase in line current. The actual rate of increase of V_{COMP} depends on the compensation network connected to the COMP pin.

7.3.3 Zero Current Detection and Re-Start Timer Blocks

When the boost inductor current becomes zero, the voltage at the power MOSFET drain end falls. This is indirectly sensed with a secondary winding connected to the ZCD pin. The internal active clamp circuitry prevents the voltage from going to a negative or a high positive value. The clamp has the sink and source capability of 10 mA. The resistor value in series with the secondary winding should be chosen to limit the ZCD current to less than 10 mA. The rising edge threshold of the ZCD comparator can be as high as 2 V. The auxiliary winding should be chosen such that the positive voltage (when the power MOSFET is off) at the ZCD pin is in excess of 2 V.

The restart timer attempts to set the gate drive high in case the gate drive remains off for more than 400 μ s nominally. The minimum guaranteed time period of the timer is 200 μ s. This translates to a minimum switching frequency of 5 kHz. In other words, the boost inductor value should be chosen for switching frequencies greater than 5 kHz.

Feature Description (continued)

7.3.4 Enable Block

The gate drive signal is held low if the voltage at the VO_SNS pin is less than the ENABLE threshold. This feature can disable the converter by pulling VO_SNS low. If the output feedback path is broken, VO_SNS is pulled to ground, and the output is disabled to protect the power stage.

7.3.5 Zero Power Block

When the output of the g_M amplifier goes below 2.3 V, the zero power comparator latches the gate drive signal low. The slew rate enhancement circuitry of the g_M amplifier activated during overvoltage conditions slews the COMP pin to approximately 2.4 V. This ensures that the zero power comparator is not activated during transient behavior, when the slew rate enhancement circuitry is enhanced.

7.3.6 Multiplier Block

The multiplier block has two inputs. One is the error amplifier output voltage (V_{COMP}), and the other is V_{MULTIN} , which is obtained by a resistive divider from the rectified line. The multiplier output is approximately $0.67 \times V_{MULTIN} \times (V_{COMP} - 2.5 \text{ V})$. There is a positive offset of about 75 mV to the V_{MULTIN} signal because this improves the zero-crossing distortion and thus the THD performance of the controller in the application. The dynamic range of the inputs can be found in [Electrical Characteristics](#).

7.3.7 Overvoltage Protection (OVP) Block

The OVP feature in the part is not activated under most operating conditions because of the presence of the slew rate enhancement circuitry present in the error amplifier. As soon as the output voltage reaches to approximately 5% to 7% above the nominal value, the slew rate enhancement circuit is activated, and the error amplifier output voltage is pulled below the dynamic range of the multiplier block. This prevents further rise in output voltage.


If the COMP pin is not pulled low fast enough and the voltage rises further, the OVP circuit acts as a second line of protection. When the voltage at the VO_SNS pin is more than 7.5% of the nominal value ($> (V_{REF} + 0.19)$), the OVP feature is activated. It stops the gate drive from switching as long as the voltage at the VO_SNS pin is above the nominal value (V_{REF}). This prevents the output DC voltage from going above 7.5% of the nominal value designed for, and protects the switch and other components of the system such as the boost capacitor.

7.4 Device Functional Modes

7.4.1 Transition Mode Control

The boost converter, the most common topology used for power factor correction, can operate in two modes: continuous conduction mode (CCM) and discontinuous conduction mode (DCM). Transition mode control, also referred to as critical conduction mode (CRM) or boundary conduction mode, maintains the converter at the boundary between CCM and DCM by adjusting the switching frequency.

The CRM converter typically uses a variation of hysteretic control, with the lower boundary equal to zero current. It is a variable frequency control technique that has inherently stable input current control while eliminating reverse recovery rectifier losses. As shown in Figure 17, the switch current is compared to the reference signal (output of the multiplier) directly. This control method has the advantage of simple implementation and good power factor correction.




UDG-02124

Figure 17. Basic Block Diagram of CRM Boost PFC

The power stage equations and the transfer functions of the CRM are the same as the CCM. However, implementations of the control functions are different. Transition mode forces the inductor current to operate just at the border of CCM and DCM. The current profile is also different, and affects the component power loss and filtering requirements. The peak current in the CRM boost is twice the amplitude of CCM, leading to higher conduction losses. The peak-to-peak ripple is twice the average current, which affects MOSFET switching losses and magnetics ac losses.

Device Functional Modes (continued)



Note: Operating Frequency >> 120 Hz

UDG-02123

Figure 18. PFC Inductor Current Profiles

For low to medium power applications up to approximately 300 W, the CRM boost has an advantage in losses. The filtering requirement is not severe, and therefore is not a disadvantage. For medium to higher power applications, where the input filter requirements dominate the size of the magnetics, the CCM boost is a good choice due to lower peak currents (which reduces conduction losses) and lower ripple current (which reduces filter requirements). The main tradeoff in using CRM boost is lower losses due to no reverse recovery in the boost diode vs. higher ripple and peak currents.

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The UCC38050 and UCC38051 are switch-mode controllers used in boost converters for power factor correction operating in transition mode. In the transition mode operation, the PWM circuit is self-oscillating, with the turnon being governed by an inductor zero-current detector (ZCD pin), and the turnoff being governed by the current-sense comparator. Additionally, the controller provides features such as peak current limit, default timer, OVP, and enable.

There are two key parametric differences between UCC38050 and UCC38051. The UVLO turnon threshold of UCC38050 is 15.8 V, while for UCC38051 it is 12.5 V. Secondly, the gM amplifier source current for UCC38050 is typically 1.3 mA, while for UCC38051 it is 300 μ A. The UCC38051 is suitable for multiple applications, including AC adapters, where a two-stage power conversion is needed. The UCC38050 is suitable for applications such as electronic ballasts, where there is no down-stream PWM conversion and the advantages of a smaller VCC capacitor and improved transient response can be realized. Figure 19 is an example of a critical conduction mode power factor correction boost converter utilizing the UCC38050.

8.2 Typical Application

The UCC38050 is used for the off-line power factor corrected pre-regulator with operation over a universal input range of 85 V to 265 V with a 400-V_{DC} regulated output. The schematic is shown in Figure 19, and the board layout for the reference design is shown in Figure 24.




Figure 19. Universal Line Input 100-W Boost Converter

Typical Application (continued)




Figure 20. Typical Application Diagram

8.2.1 Design Requirements

Table 1 shows the design requirements for a CCM, PFC boost converter utilizing the UCC38050.

Table 1. UCC38050 Design Requirements

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
VIN	Input voltage	85		265	V _{RMS}
	Input frequency		60		Hz
VOUT	Output voltage DC VIN = 85 V _{RMS}	370	400	425	V
VOUT	Output voltage DC VIN = 265 V _{RMS}	370	390	410	V
POUT	Output power	0		100	W
	Output voltage ripple			3%	
Efficiency	POUT = 100 W	90%			
Total harmonic distortion (THD)	VIN = 85 V _{RMS} , POUT = 100 W		5%		
Total harmonic distortion (THD)	VIN = 265 V _{RMS} , POUT = 100 W		15%		
Hold-up time		16.7			ms

8.2.2 Detailed Design Procedure

For a selected V_{OUT} and minimum switching frequency, the following equations outline the design guidelines for power stage component selection, using a universal input, 100-W PFC converter with an output voltage of 390 V. Refer to [Figure 20](#) for reference designators.

8.2.2.1 Inductor Selection

In the transition mode control, the inductor value must be calculated to start the next switching cycle at zero current. The time it takes to reach zero depends on line voltage and inductance and as shown in [Equation 2](#). L determines the frequency range of the converter.

$$L = \frac{(V_{AC(min)})^2 \times (V_{OUT} - \sqrt{2} \times V_{AC(min)})}{2 \times F_{s(min)} \times V_{OUT} \times P_{IN}}$$

where

- V_{AC} = RMS line voltage
- $V_{AC(min)}$ = minimum AC line voltage
- P_{IN} = maximum input power averaged over the ac line period

$$I_{L(peak)} = 2 \times \sqrt{2} \times (P_{IN}/V_{AC(min)}) \quad (2)$$

$$I_{L(rms)} = I_{L(peak)} / \sqrt{6} \quad (3)$$

8.2.2.2 MOSFET Selection

The main switch selection is driven by the amount of power dissipation allowable. Choose a device that minimizes gate charge and capacitance, and minimizes the sum of switching and conduction losses at a given frequency.

$$I_{Q(rms_crm)} = \sqrt{\frac{1}{6} - (4 \times \sqrt{2}) \times \left(\frac{V_{AC(min)}}{9\pi \times V_{OUT}}\right)} \times I_{L(PEAK(crm))} \quad (5)$$

$$V_{Q(max)} = V_{OUT} \quad (6)$$

8.2.2.3 Diode Selection

The effects of the reverse recovery current in the diode can be eliminated with relatively little negative impact to the system. The diode selection is based on reverse voltage, forward current, and switching speed.

$$I_{D(avg)} = I_{OUT(avg)} \quad (7)$$

$$I_{D(rms)} = I_{L(peak)} \sqrt{\frac{\sqrt{2} \times V_{AC}}{\pi \times V_{OUT}}} \quad (8)$$

$$V_{D(peak)} = V_{OUT} \quad (9)$$

8.2.2.4 Capacitor Selection

The hold-up time is the main requirement in determining the output capacitance. ESR and the maximum RMS ripple current rating can also be important, especially at higher power levels.

$$C_{OUT(min)} = (2 \times P_{OUT} \times t_{HOLDUP}) / ((V_{OUT})^2 - (V_{OUT(min)})^2)$$

where

- $V_{OUT(min)}$ = minimum regulator input voltage for operation

$$I_{C(rms)} = \sqrt{\left(I_{L(peak)}\right)^2 \times \frac{\sqrt{2} \times V_{AC(max)}}{\pi \times V_{OUT}} - \left(\frac{P_{OUT}}{V_{OUT}}\right)^2 + (\text{ac rms load currents})^2} \quad (11)$$

8.2.2.5 Multiplier Set-Up

Select R_{AC1} and R_{AC2} so that their ratio uses the full dynamic range of the multiplier input at the peak line voltage, and yet with values small enough to negate the effects of the multiplier bias current. To use the maximum range of the multiplier, select the divider ratio so that V_{MULTIN} , evaluated at the peak of the maximum ac line voltage, is the maximum of the minimum dynamic input range of MULTIN, which is 2.5 V. Choose R_{AC1} so that it has at least 100 μ A at the peak of the minimum AC operating line voltage.

$$\frac{R_{AC1}}{R_{AC2}} = \left(\frac{\sqrt{2}}{2.5} V_{AC(max)} \right) - 1 \quad (12)$$

In extreme cases, switching transients can contaminate the MULTIN signal, so it can be beneficial to add capacitor C_{AC1} . Select the value of C_{AC1} so that the corner frequency of the resulting filter is greater than the lowest switching frequency. The low corner frequency of this filter may compromise the overall power factor.

8.2.2.6 Sense Resistor Selection

The current sense resistor value must be chosen to limit the output power, and it must also use the full dynamic range of the multiplier during normal steady state operation. The value of R_{S1} is thus selected for maximum power operation at low ac line voltage conditions. To use the full dynamic range, set the V_{SENSE} threshold as a function of the dynamic input range of V_{COMP} and the peak of the minimum MULTIN voltage.

$$R_{S1} = \frac{0.67 \times (COMP_{(MAX)} - COMP_{(MIN)}) \times (MULTIN_{(PEAK)@VAC(min)} - 0.075)}{2 \times \sqrt{2} \times \frac{P_{IN(max)}}{V_{AC(min)}}}$$

where

- $COMP_{(MAX)} = 3.8$ V
- $COMP_{(MIN)} = 2.5$ V
- $MULTIN_{(PEAK)@VAC(min)} = \sqrt{2} \times V_{AC(min)} (R_{AC2} / (R_{AC2} + R_{AC1}))$ (13)

If the exact value R_{S1} is not available, R_{S2} and R_{S3} can be added for further scaling. The CS pin already has an internal filter for noise due to switching transients. Additional filtering at switching transient frequencies can be achieved by adding CS1.

8.2.2.7 Output Voltage Sense Design

Select the divider ratio of R_{O1} and R_{O2} to set the VO_SNS voltage to 2.5 V at the desired output voltage. The current through the divider should be at least 200 μ A.

8.2.2.8 Voltage Loop Design

How well the voltage control loop is designed directly impacts line current distortion. UCC38050 employs a transconductance amplifier (g_M amp) with gain scheduling for improved transient response (refer to [Figure 9](#)). Integral type control at low frequencies is preferred, because the loop gain varies considerably with line conditions. The largest gain occurs at maximum line voltage. If the power factor corrector load is dc-to-dc switching converter, the small signal model of the controller and the power factor corrector, from COMP to PFC output voltage is given by:

$$\frac{\hat{V}_{OUT}(s)}{\hat{V}_{COMP}(s)} = \frac{k_1 \times (V_{AC})^2}{V_{OUT(avg)} \times R_{S1} \times k_{CRM} \times C_{OUT}} \times \frac{1}{s}$$

where

- \hat{V}_{OUT} = small signal variations in V_{OUT}
- \hat{V}_{COMP} = small signal variations in V_{COMP}
- k_1 = multiplier gain = 0.65
- k_{CRM} = peak to average factor = 2 (14)

A controller that has integral control at low frequencies requires a zero near the crossover frequency to be stable. The resulting gM amplifier configuration is shown in [Figure 21](#).




Figure 21. gM Amplifier Configuration

The compensator transfer function is:

$$A_V = \frac{gM}{C_{V1} + C_{V2}} \times \frac{1 + (R_{V1} \times C_{V1} \times s)}{s \left(1 + \left(R_{V1} \times \frac{[C_{V1} \times C_{V2}]}{[C_{V1} \times C_{V2}]} \right) \times s \right)}$$

where

- $gM = \text{DC transconductance gain} = 100 \mu\text{s}$ (15)

The limiting factor of the gain is usually the allowable third harmonic distortion, although other harmonics can dominate. The crossover frequency of the control loop will be much lower than twice the AC line voltage. To choose the compensator dynamics, determine the maximum allowable loop gain at twice the line frequency, and solve for capacitor C_{V2} . This also determines the crossover frequency.

$$C_{V2} = \left(\frac{V_{AC(max)}}{4\pi f_{AC}} \right) 2 \times \left(\frac{gM \times k_1}{V_{OUT(avg)} \times R_{S1} \times k_{(crm)} \times C_{OUT(max \text{ loop gain at } 2f_{AC})}} \right)$$
 (16)

$$f_{CO} = \frac{V_{AC}}{\pi} \sqrt{\frac{gM \times k_1}{C_{V2} \times V_{OUT} \times R_{S1} \times k_{(cmr)} \times C_{OUT}}}$$
 (17)

Select C_{V1} so that the low frequency zero is one-tenth of the crossover frequency.

$$C_{V1} = 9 C_{V2}$$
 (18)



Select R_{V1} so that the pole is at the crossover frequency.

$$\approx 1 / 2\pi f_{CO} C_{V2}$$
 (19)

8.2.3 Application Curves

Figure 22 and Figure 23 show the input current and rectified line for the power module.

- Channel 3 = Rectified Line Voltage
- Channel 4 = Power Module Input Current



9 Power Supply Recommendations

The supply voltage for the device comes from VCC pin. This pin must be bypassed with a high-frequency capacitor (greater than 0.1 μF) and tied to GND. The UCC38050 has a wide UVLO hysteresis of approximately 6.3 V that allows use of a lower value supply capacitor on this pin for quicker and easier start-up. The UCC38051 has a narrow UVLO hysteresis with of about 2.8 V, and a start-up voltage of about 12.5 V for applications where the operation of the PFC device must be controlled by a downstream PWM controller.

10 Layout

10.1 Layout Guidelines

10.1.1 Bias Current

The bias voltage is supplied by a bias winding on the inductor. Select the turns ratio so that sufficient bias voltage can be achieved at low AC line voltage. The bias capacitor must be large enough to maintain sufficient voltage with AC line variations. Connect a 0.1- μF bypass capacitor between the VCC pin and the GND pin as close to the integrated circuit as possible. For wide line variations, a resistor, R_B , is necessary to permit clamping action. The bias voltage should also be clamped with an external zener diode to a maximum of 18 V.

10.1.2 Zero Current Detection

The zero current detection activates when the ZCD voltage falls below 1.4 V. The bias winding can provide the necessary voltage. This pin has a clamp at approximately 5 V. Add a current limiting resistor, R_{ZC} , to keep the maximum current below 1 mA.

10.2 Layout Example




Figure 24. UCC38050 Layout Example




Figure 25. UCC38050 Bottom-Layer Layout Example

11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

Reference Design, *100-W Universal Line Input PFC Boost Converter Using the UCC38050* ([SLUU134](#))

11.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
UCC28050	Click here	Click here	Click here	Click here	Click here
UCC28051	Click here	Click here	Click here	Click here	Click here
UCC38050	Click here	Click here	Click here	Click here	Click here
UCC38051	Click here	Click here	Click here	Click here	Click here

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UCC28050D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28050	Samples
UCC28050DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28050	Samples
UCC28050P	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 105	28050	Samples
UCC28051D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28051	Samples
UCC28051DG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28051	Samples
UCC28051DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28051	Samples
UCC28051DRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28051	Samples
UCC28051P	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 105	28051	Samples
UCC38050D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	38050	Samples
UCC38050DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	38050	Samples
UCC38050P	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	38050	Samples
UCC38051D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	38051	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC28050DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC28051DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC38050DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC28050DR	SOIC	D	8	2500	340.5	338.1	20.6
UCC28051DR	SOIC	D	8	2500	340.5	338.1	20.6
UCC38050DR	SOIC	D	8	2500	340.5	338.1	20.6

TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
UCC28050D	D	SOIC	8	75	507	8	3940	4.32
UCC28050P	P	PDIP	8	50	506	13.97	11230	4.32
UCC28051D	D	SOIC	8	75	507	8	3940	4.32
UCC28051DG4	D	SOIC	8	75	507	8	3940	4.32
UCC28051P	P	PDIP	8	50	506	13.97	11230	4.32
UCC38050D	D	SOIC	8	75	507	8	3940	4.32
UCC38050P	P	PDIP	8	50	506	13.97	11230	4.32
UCC38051D	D	SOIC	8	75	507	8	3940	4.32



D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $.006$ [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
 EXPOSED METAL SHOWN
 SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MS-001 variation BA.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated