

SNVS736B-SEPTEMBER 2011-REVISED APRIL 2013

LMR64010 SIMPLE SWITCHER[®] 40Vout, 1A Step-Up Voltage Regulator in SOT-23

Check for Samples: LMR64010

FEATURES

- Input Voltage Range of 2.7V to 14V
- Output Voltage up to 40V
- Switch Current up to 1A
- 1.6 MHz Switching Frequency
- Low Shutdown Iq, <1 μA
- Cycle-by-Cycle Current Limiting
- Internally Compensated
- SOT-23-5 Packaging (2.92 x 2.84 x 1.08mm)
- Fully Enabled for WEBENCH® Power Designer

PERFORMANCE BENEFITS

- Extremely Easy to Use
- Tiny Overall Solution Reduces System Cost

APPLICATIONS

- Boost Conversions from 3.3V, 5V, and 12V Rails
- Space Constrained Applications
- Embedded Systems
- LCD Displays
- LED Applications

System Performance


DESCRIPTION

The LMR64010 switching regulators is a currentmode boost converter operating at a fixed frequency of 1.6 MHz.

The use of SOT-23 package, made possible by the minimal power loss of the internal 1A switch, and use of small inductors and capacitors result in the industry's highest power density. The 40V internal switch makes these solutions perfect for boosting to voltages of 16V or greater.

These parts have a logic-level shutdown pin that can be used to reduce quiescent current and extend battery life.

Protection is provided through cycle-by-cycle current limiting and thermal shutdown. Internal compensation simplifies design and reduces component count.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



SNVS736B-SEPTEMBER 2011-REVISED APRIL 2013

www.ti.com



PIN DESCRIPTIONS

Pin	Name	Function
1	SW	Drain of the internal FET switch.
2	GND	Analog and power ground.
3	FB	Feedback point that connects to external resistive divider.
4	SHDN	Shutdown control input. Connect to V _{IN} if this feature is not used.
5	V _{IN}	Analog and power input.

SNVS736B-SEPTEMBER 2011-REVISED APRIL 2013



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings⁽¹⁾⁽²⁾

Storage Temperature Range		-65°C to +150°C		
Operating Junction Temperature Range		−40°C to +125°C		
Lead Temp. (Soldering, 5 sec.)		300°C		
Power Dissipation ⁽³⁾		Internally Limited		
FB Pin Voltage		-0.4V to +		
SW Pin Voltage		-0.4V to +40V		
Input Supply Voltage		-0.4V to +14.5V		
SHDN Pin Voltage		-0.4V to VIN + 0.3V		
θ _{J-A} (SOT-23-5)		265°C/W		
ESD Rating ⁽⁴⁾	Human Body Model	2 kV		
	Machine Model	200V		
For soldering specifications: http	p://www.ti.com/lit/SNOA549	·		

(1) Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device outside of the limits set forth under the operating ratings which specify the intended range of operating conditions.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

(3) The maximum power dissipation which can be safely dissipated for any application is a function of the maximum junction temperature, $T_J(MAX) = 125^{\circ}C$, the junction-to-ambient thermal resistance for the SOT-23 package, $\theta_{J-A} = 265^{\circ}C/W$, and the ambient temperature, T_A . The maximum allowable power dissipation at any ambient temperature for designs using this device can be calculated using the p (MAX) = $\frac{T_J(MAX) - T_A}{\theta_{J-A}} = \frac{125 - T_A}{265}$ If power dissipation exceeds the maximum specified above, the internal thermal protection

formula: $\theta_{J-A} = \frac{\theta_{J-A}}{265}$ If power dissipation exceeds the maximum specified above, the internal thermal protection circuitry will protect the device by reducing the output voltage as required to maintain a safe junction temperature.

(4) The human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. The machine model is a 200 pF capacitor discharged directly into each pin.

SNVS736B-SEPTEMBER 2011-REVISED APRIL 2013



www.ti.com

Electrical Characteristics

Limits in standard typeface are for $T_J = 25^{\circ}$ C, and limits in **boldface type** apply over the full operating temperature range (-40°C ≤ $T_J ≤ +125^{\circ}$ C). Unless otherwise specified: $V_{IN} = 5$ V, $V_{SHDN} = 5$ V, $I_L = 0$ A.

	Parameter	Parameter Test Conditions		Typ ⁽²⁾	Max ⁽¹⁾	Units V A	
V _{IN}	Input Voltage		2.7		14		
I _{SW} Switch Current Limit		See ⁽³⁾	1.0	1.5			
R _{DS} (ON)	Switch ON Resistance	I _{SW} = 100 mA		500	650	mΩ	
SHDN _{TH}	Shutdown Threshold	Device ON	1.5			N/	
		Device OFF			0.50	V	
I _{SHDN}	Shutdown Pin Bias Current	V _{SHDN} = 0		0		۵	
		V _{SHDN} = 5V		0	2	μA	
V _{FB}	Feedback Pin Reference Voltage	V _{IN} = 3V	1.205	1.230	1.255	V	
I _{FB}	Feedback Pin Bias Current	V _{FB} = 1.23V		60		nA	
lq	Quiescent Current	V _{SHDN} = 5V, Switching		2.1	3.0	mA	
		V _{SHDN} = 5V, Not Switching		400	500	μA	
		V _{SHDN} = 0		0.024	1		
ΔV _{FB} ΔV _{IN}	FB Voltage Line Regulation	$2.7V \le V_{IN} \le 14V$		0.02		%/V	
F _{SW}	Switching Frequency		1.15	1.6	1.85	MHz	
D _{MAX}	Maximum Duty Cycle		87	93		%	
l	Switch Leakage	Not Switching $V_{SW} = 5V$			1	μA	


 Limits are ensuredd by testing, statistical correlation, or design.
 Typical values are derived from the mean value of a large quantity of samples tested during characterization and represent the most likely expected value of the parameter at room temperature.

(3) Switch current limit is dependent on duty cycle (see Typical Performance Characteristics). Limits shown are for duty cycles ≤ 50%.


Copyright © 2011–2013, Texas Instruments Incorporated




LMR64010



Iq V_{IN} (Active) vs Temperature 410 405 400 395 |q (μA) 390 385 380 375 370 -50 -25 25 75 100 125 0 50 TEMPERATURE (°C) Figure 2. Max. Duty Cycle vs Temperature 93.4 93.3 93.2 MAX DUTY CYCLE (%) 93.1 93.0 92.9 92.8 92.7 -40 -25 0 25 50 75 125 100 TEMPERATURE (°C) Figure 4. R_{DS}(ON) vs Temperature 1 0.8 $R_{DS(ON)}$ (Ω) 0.6 0.4 0.2 0 -50 -25 0 25 50 75 100 125 TEMPERATURE (°C)





1.222






Figure 6.

SNVS736B-SEPTEMBER 2011-REVISED APRIL 2013

EXAS NSTRUMENTS

 $V_{\rm IN} = 6.5 V$


 $V_{IN} = 10V_{-}$

600 700

V_{IN} = 10V

300 350

www.ti.com



6

250

SNVS736B-SEPTEMBER 2011-REVISED APRIL 2013

V_{IN}=10V

150

DRIVER

200


SW

1

ξ 0.05

2 GND

Efficiency vs Load Current (V_{OUT} = 40V)



Typical Performance Characteristics (continued)

90

80

70

www.ti.com

 V_{IN}

FΒ

Unless otherwise specified: V_{IN} = 5V, SHDN pin is tied to V_{IN} . Efficiency vs Load Current (V_{OUT} = 35V)

 $V_{IN} = 10V$



100

90

80

SNVS736B-SEPTEMBER 2011-REVISED APRIL 2013



www.ti.com

APPLICATION INFORMATION

Theory of Operation

The LMR64010 is a switching converter IC that operates at a fixed frequency (1.6 MHz) using current-mode control for fast transient response over a wide input voltage range and incorporates pulse-by-pulse current limiting protection. Because this is current mode control, a 50 m Ω sense resistor in series with the switch FET is used to provide a voltage (which is proportional to the FET current) to both the input of the pulse width modulation (PWM) comparator and the current limit amplifier.

At the beginning of each cycle, the S-R latch turns on the FET. As the current through the FET increases, a voltage (proportional to this current) is summed with the ramp coming from the ramp generator and then fed into the input of the PWM comparator. When this voltage exceeds the voltage on the other input (coming from the Gm amplifier), the latch resets and turns the FET off. Since the signal coming from the Gm amplifier is derived from the feedback (which samples the voltage at the output), the action of the PWM comparator constantly sets the correct peak current through the FET to keep the output volatge in regulation.

Q1 and Q2 along with R3 - R6 form a bandgap voltage reference used by the IC to hold the output in regulation. The currents flowing through Q1 and Q2 will be equal, and the feedback loop will adjust the regulated output to maintain this. Because of this, the regulated output is always maintained at a voltage level equal to the voltage at the FB node "multiplied up" by the ratio of the output resistive divider.

The current limit comparator feeds directly into the flip-flop, that drives the switch FET. If the FET current reaches the limit threshold, the FET is turned off and the cycle terminated until the next clock pulse. The current limit input terminates the pulse regardless of the status of the output of the PWM comparator.

Application Hints

SELECTING THE EXTERNAL CAPACITORS

The best capacitors for use with the LMR64010 are multi-layer ceramic capacitors. They have the lowest ESR (equivalent series resistance) and highest resonance frequency which makes them optimum for use with high frequency switching converters.

When selecting a ceramic capacitor, only X5R and X7R dielectric types should be used. Other types such as Z5U and Y5F have such severe loss of capacitance due to effects of temperature variation and applied voltage, they may provide as little as 20% of rated capacitance in many typical applications. Always consult capacitor manufacturer's data curves before selecting a capacitor.

SELECTING THE OUTPUT CAPACITOR

A single ceramic capacitor of value 4.7 μ F to 10 μ F will provide sufficient output capacitance for most applications. For output voltages below 10V, a 10 μ F capacitance is required. If larger amounts of capacitance are desired for improved line support and transient response, tantalum capacitors can be used in parallel with the ceramics. Aluminum electrolytics with ultra low ESR such as Sanyo Oscon can be used, but are usually prohibitively expensive. Typical AI electrolytic capacitors are not suitable for switching frequencies above 500 kHz due to significant ringing and temperature rise due to self-heating from ripple current. An output capacitor with excessive ESR can also reduce phase margin and cause instability.

SELECTING THE INPUT CAPACITOR

An input capacitor is required to serve as an energy reservoir for the current which must flow into the coil each time the switch turns ON. This capacitor must have extremely low ESR, so ceramic is the best choice. We recommend a nominal value of 2.2 μ F, but larger values can be used. Since this capacitor reduces the amount of voltage ripple seen at the input pin, it also reduces the amount of EMI passed back along that line to other circuitry.



FEED-FORWARD COMPENSATION

Although internally compensated, the feed-forward capacitor Cf is required for stability (see Basic Application Circuit). Adding this capacitor puts a zero in the loop response of the converter. Without it, the regulator loop can oscillate. The recommended frequency for the zero fz should be approximately 8 kHz. Cf can be calculated using the formula:

$$Cf = 1 / (2 X \pi X R1 X fz)$$

SELECTING DIODES

The external diode used in the typical application should be a Schottky diode. If the switch voltage is less than 15V. a 20V diode such as the MBR0520 is recommended. If the switch voltage is between 15V and 25V, a 30V diode such as the MBR0530 is recommended. If the switch voltage exceeds 25V, a 40V diode such as the MBR0540 should be used.

The MBR05XX series of diodes are designed to handle a maximum average current of 0.5A. For applications exceeding 0.5A average but less than 1A, a Toshiba CRS08 can be used.

LAYOUT HINTS

High frequency switching regulators require very careful layout of components in order to get stable operation and low noise. All components must be as close as possible to the LMR64010 device. It is recommended that a 4-layer PCB be used so that internal ground planes are available.

As an example, a recommended layout of components is shown:

VOUT C2 D1 PIN 1 R1 GND L1 U1 CFC1 R2 R3 VIN S/D VIAS TO GROUND PLANE

Figure 16. Recommended PCB Component Layout

Some additional guidelines to be observed:

- 1. Keep the path between L1, D1, and C2 extremely short. Parasitic trace inductance in series with D1 and C2 will increase noise and ringing.
- 2. The feedback components R1, R2 and CF must be kept close to the FB pin of U1 to prevent noise injection on the FB pin trace.
- 3. If internal ground planes are available (recommended) use vias to connect directly to ground at pin 2 of U1, as well as the negative sides of capacitors C1 and C2.

Copyright © 2011–2013, Texas Instruments Incorporated

(1)

SNVS736B-SEPTEMBER 2011-REVISED APRIL 2013

SETTING THE OUTPUT VOLTAGE

The output voltage is set using the external resistors R1 and R2 (see Basic Application Circuit). A value of approximately 13.3 k Ω is recommended for R2 to establish a divider current of approximately 92 μ A. R1 is calculated using the formula:

$$R1 = R2 X (V_{OUT}/1.23 - 1)$$



DUTY CYCLE

The maximum duty cycle of the switching regulator determines the maximum boost ratio of output-to-input voltage that the converter can attain in continuous mode of operation. The duty cycle for a given boost application is defined as:

$$Duty Cycle = \frac{V_{OUT} + V_{DIODE} - V_{IN}}{V_{OUT} + V_{DIODE} - V_{SW}}$$

This applies for continuous mode operation.

The equation shown for calculating duty cycle incorporates terms for the FET switch voltage and diode forward voltage. The actual duty cycle measured in operation will also be affected slightly by other power losses in the circuit such as wire losses in the inductor, switching losses, and capacitor ripple current losses from self-heating. Therefore, the actual (effective) duty cycle measured may be slightly higher than calculated to compensate for these power losses. A good approximation for effctive duty cycle is :

DC (eff) = (1 - Efficiency x $(V_{IN}/V_{OUT}))$

where

the efficiency can be approximated from the curves provided.


INDUCTANCE VALUE

The first question we are usually asked is: "How small can I make the inductor?" (because they are the largest sized component and usually the most costly). The answer is not simple and involves tradeoffs in performance. Larger inductors mean less inductor ripple current, which typically means less output voltage ripple (for a given size of output capacitor). Larger inductors also mean more load power can be delivered because the energy stored during each switching cycle is:

 $E = L/2 X (lp)^2$

where

"lp" is the peak inductor current.



www.ti.com

(2)

(3)

(4)

(5)



SNVS736B-SEPTEMBER 2011-REVISED APRIL 2013

An important point to observe is that the LMR64010 will limit its switch current based on peak current. This means that since lp(max) is fixed, increasing L will increase the maximum amount of power available to the load. Conversely, using too little inductance may limit the amount of load current which can be drawn from the output.

Best performance is usually obtained when the converter is operated in "continuous" mode at the load current range of interest, typically giving better load regulation and less output ripple. Continuous operation is defined as not allowing the inductor current to drop to zero during the cycle. It should be noted that all boost converters shift over to discontinuous operation as the output load is reduced far enough, but a larger inductor stays "continuous" over a wider load current range.

To better understand these tradeoffs, a typical application circuit (5V to 12V boost with a 10 μ H inductor) will be analyzed. We will assume:

 $V_{IN} = 5V, V_{OUT} = 12V, V_{DIODE} = 0.5V, V_{SW} = 0.5V$

Since the frequency is 1.6 MHz (nominal), the period is approximately 0.625 μ s. The duty cycle will be 62.5%, which means the ON time of the switch is 0.390 μ s. It should be noted that when the switch is ON, the voltage across the inductor is approximately 4.5V.

Using the equation:

V = L (di/dt)

(6)

We can then calculate the di/dt rate of the inductor which is found to be 0.45 A/µs during the ON time. Using these facts, we can then show what the inductor current will look like during operation:





Figure 18. 10 µH Inductor Current,5V–12V Boost

During the 0.390 µs ON time, the inductor current ramps up 0.176A and ramps down an equal amount during the OFF time. This is defined as the inductor "ripple current". It can also be seen that if the load current drops to about 33 mA, the inductor current will begin touching the zero axis which means it will be in discontinuous mode. A similar analysis can be performed on any boost converter, to make sure the ripple current is reasonable and continuous operation will be maintained at the typical load current values.






SNVS736B-SEPTEMBER 2011-REVISED APRIL 2013



www.ti.com

MAXIMUM SWITCH CURRENT

The maximum FET swtch current available before the current limiter cuts in is dependent on duty cycle of the application. This is illustrated in the graphs below which show both the typical and specified values of switch current as a function of effective (actual) duty cycle:



DUTY CYCLE (%) = [1 - EFF*(VIN/VOUT))]

Figure 20. Switch Current Limit vs Duty Cycle

CALCULATING LOAD CURRENT

As shown in the figure which depicts inductor current, the load current is related to the average inductor current by the relation:

Inductor ripple current is dependent on inductance, duty cycle, input voltage and frequency:

$$I_{RIPPLE} = DC \times (V_{IN} - V_{SW}) / (f \times L)$$
(9)

combining all terms, we can develop an expression which allows the maximum available load current to be calculated:

 $I_{LOAD}(max) = (1 - DC) \times (I_{SW}(max) - \frac{DC (V_{IN} - V_{SW}))}{2fL}$

(10)



SNVS736B-SEPTEMBER 2011-REVISED APRIL 2013

The equation shown to calculate maximum load current takes into account the losses in the inductor or turn-OFF switching losses of the FET and diode. For actual load current in typical applications, we took bench data for various input and output voltages and displayed the maximum load current available for a typical device in graph form:




Figure 21. Max. Load Current vs VIN

DESIGN PARAMETERS V_{SW} AND I_{SW}

The value of the FET "ON" voltage (referred to as V_{SW} in the equations) is dependent on load current. A good approximation can be obtained by multiplying the "ON Resistance" of the FET times the average inductor current.

FET on resistance increases at V_{IN} values below 5V, since the internal N-FET has less gate voltage in this input voltage range (see Typical Performance Characteristics curves). Above $V_{IN} = 5V$, the FET gate voltage is internally clamped to 5V.

The maximum peak switch current the device can deliver is dependent on duty cycle. The minimum value is specified to be > 1A at duty cycle below 50%. For higher duty cycles, see Typical Performance Characteristics curves.

THERMAL CONSIDERATIONS

At higher duty cycles, the increased ON time of the FET means the maximum output current will be determined by power dissipation within the LMR64010 FET switch. The switch power dissipation from ON-state conduction is calculated by:

$$P_{(SW)} = DC \times I_{IND} (AVE)^2 \times R_{DS} ON$$

(11)

There will be some switching losses as well, so some derating needs to be applied when calculating IC power dissipation.

SNVS736B-SEPTEMBER 2011-REVISED APRIL 2013

MINIMUM INDUCTANCE

In some applications where the maximum load current is relatively small, it may be advantageous to use the smallest possible inductance value for cost and size savings. The converter will operate in discontinuous mode in such a case.

The minimum inductance should be selected such that the inductor (switch) current peak on each cycle does not reach the 1A current limit maximum. To understand how to do this, an example will be presented.

In the example, minimum switching frequency of 1.15 MHz will be used. This means the maximum cycle period is the reciprocal of the minimum frequency:

$$\Gamma_{ON(max)} = 1/1.15M = 0.870 \ \mu s$$

We will assume the input voltage is 5V, $V_{OUT} = 12V$, $V_{SW} = 0.2V$, $V_{DIODE} = 0.3V$. The duty cycle is:

Duty Cycle = 60.3%

Therefore, the maximum switch ON time is $0.524 \ \mu$ s. An inductor should be selected with enough inductance to prevent the switch current from reaching 1A in the $0.524 \ \mu$ s ON time interval (see below):




Figure 22. Discontinuous Design, 5V–12V Boost

The voltage across the inductor during ON time is 4.8V. Minimum inductance value is found by:

V = L X dl/dt, $L = V X (dt/dl) = 4.8 (0.524 \mu/1) = 2.5 \mu H$

(13)

In this case, a 2.7 µH inductor could be used assuming it provided at least that much inductance up to the 1A current value. This same analysis can be used to find the minimum inductance for any boost application.

When selecting an inductor, make certain that the continuous current rating is high enough to avoid saturation at peak currents. A suitable core type must be used to minimize core (switching) losses, and wire power losses must be considered when selecting the current rating.

SHUTDOWN PIN OPERATION

The device is turned off by pulling the shutdown pin low. If this function is not going to be used, the pin should be tied directly to V_{IN} . If the SHDN function will be needed, a pull-up resistor must be used to V_{IN} (approximately 50k-100k Ω recommended). The SHDN pin must not be left unterminated.

(12)



SNVS736B-SEPTEMBER 2011-REVISED APRIL 2013

REVISION HISTORY

Cł	nanges from Revision A (April 2013) to Revision B	Page
•	Changed layout of National Data Sheet to TI format	. 14



6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMR64010XMF/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	SF9B	Samples
LMR64010XMFE/NOPB	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	SF9B	Samples
LMR64010XMFX/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	SF9B	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



6-Feb-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMR64010XMF/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMR64010XMFE/NOPB	SOT-23	DBV	5	250	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMR64010XMFX/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

20-Dec-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMR64010XMF/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LMR64010XMFE/NOPB	SOT-23	DBV	5	250	210.0	185.0	35.0
LMR64010XMFX/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0

DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.



DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated