

## N- and P-Channel 30 V (D-S) MOSFET


PRODUCT SUMMARY			
	V <sub>DS</sub> (V)	R <sub>DS(on)</sub> (Ω)	I <sub>D</sub> (A)
N-Channel	30	0.053 at V <sub>GS</sub> = 10 V	4.9
		0.075 at V <sub>GS</sub> = 4.5 V	4.1
P-Channel	- 30	0.080 at V <sub>GS</sub> = - 10 V	- 3.9
		0.135 at V <sub>GS</sub> = - 4.5 V	- 3.0

### FEATURES


- Halogen-free According to IEC 61249-2-21 Available
- TrenchFET® Power MOSFETs
- 100 % R<sub>g</sub> Tested
- Compliant to RoHS Directive 2002/95/EC




**RoHS**  
COMPLIANT  
HALOGEN  
**FREE**  
Available



**Ordering Information:**  
Si4532ADY-T1-E3 (Lead (Pb-free))  
Si4532ADY-T1-GE3 (Lead (Pb-free and Halogen-free))



N-Channel MOSFET



P-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS (T <sub>A</sub> = 25 °C, unless otherwise noted)							
Parameter	Symbol	N-Channel		P-Channel		Unit	
		10 s	Steady State	10 s	Steady State		
Drain-Source Voltage	V <sub>DS</sub>	30		- 30		V	
Gate-Source Voltage	V <sub>GS</sub>	± 20		± 20			
Continuous Drain Current (T <sub>J</sub> = 150 °C) <sup>a</sup>	I <sub>D</sub>	T <sub>A</sub> = 25 °C	4.9	3.7	- 3.9	- 3.0	A
		T <sub>A</sub> = 70 °C	3.9	2.9	- 3.1	- 2.4	
Pulsed Drain Current	I <sub>DM</sub>	20				A	
Continuous Source Current (Diode Conduction) <sup>a</sup>	I <sub>S</sub>	1.7	0.94	- 1.7	- 1.0		
Maximum Power Dissipation <sup>a</sup>	P <sub>D</sub>	T <sub>A</sub> = 25 °C	2	1.13	2	1.2	W
		T <sub>A</sub> = 70 °C	1.3	0.73	1.3	0.76	
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150				°C	

THERMAL RESISTANCE RATINGS							
Parameter	Symbol	N-Channel		P-Channel		Unit	
		Typ.	Max.	Typ.	Max.		
Maximum Junction-to-Ambient <sup>a</sup>	R <sub>thJA</sub>	t ≤ 10 s	55	62.5	54	62.5	°C/W
		Steady State	90	110	87	105	
Maximum Junction-to-Foot (Drain)	R <sub>thJF</sub>	40	50	34	45		

Note:

a. Surface mounted on 1" x 1" FR4 board.


SPECIFICATIONS $T_J = 25\text{ }^\circ\text{C}$ , unless otherwise noted							
Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit	
<b>Static</b>							
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\ \mu\text{A}$	N-Ch	1			V
		$V_{DS} = V_{GS}, I_D = -250\ \mu\text{A}$	P-Ch	-1			
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0\ \text{V}, V_{GS} = \pm 20\ \text{V}$	N-Ch			$\pm 100$	nA
		$V_{DS} = 0\ \text{V}, V_{GS} = \pm 20\ \text{V}$	P-Ch			$\pm 100$	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 30\ \text{V}, V_{GS} = 0\ \text{V}$	N-Ch			1	$\mu\text{A}$
		$V_{DS} = -30\ \text{V}, V_{GS} = 0\ \text{V}$	P-Ch			-1	
		$V_{DS} = 30\ \text{V}, V_{GS} = 0\ \text{V}, T_J = 55\text{ }^\circ\text{C}$	N-Ch			5	
		$V_{DS} = -30\ \text{V}, V_{GS} = 0\ \text{V}, T_J = 55\text{ }^\circ\text{C}$	P-Ch			-5	
On-State Drain Current <sup>a</sup>	$I_{D(on)}$	$V_{DS} \geq 5\ \text{V}, V_{GS} = 10\ \text{V}$	N-Ch	20			A
		$V_{DS} \leq -5\ \text{V}, V_{GS} = -10\ \text{V}$	P-Ch	-20			
Drain-Source On-State Resistance <sup>a</sup>	$R_{DS(on)}$	$V_{GS} = 10\ \text{V}, I_D = 4.9\ \text{A}$	N-Ch		0.044	0.053	$\Omega$
		$V_{GS} = -10\ \text{V}, I_D = -3.9\ \text{A}$	P-Ch		0.062	0.080	
		$V_{GS} = 4.5\ \text{V}, I_D = 4.1\ \text{A}$	N-Ch		0.062	0.075	
		$V_{GS} = -4.5\ \text{V}, I_D = -3\ \text{A}$	P-Ch		0.105	0.135	
Forward Transconductance <sup>a</sup>	$g_{fs}$	$V_{DS} = 15\ \text{V}, I_D = 4.9\ \text{A}$	N-Ch		11		S
		$V_{DS} = -15\ \text{V}, I_D = -2.5\ \text{A}$	P-Ch		5		
Diode Forward Voltage <sup>a</sup>	$V_{SD}$	$I_S = 1.7\ \text{A}, V_{GS} = 0\ \text{V}$	N-Ch		0.80	1.2	V
		$I_S = -1.7\ \text{A}, V_{GS} = 0\ \text{V}$	P-Ch		-0.82	-1.2	
<b>Dynamic<sup>b</sup></b>							
Total Gate Charge	$Q_g$	N-Channel $V_{DS} = 10\ \text{V}, V_{GS} = 10\ \text{V}, I_D = 4.9\ \text{A}$	N-Ch		8	16	nC
Gate-Source Charge	$Q_{gs}$		P-Ch		10	20	
Gate-Drain Charge	$Q_{gd}$	P-Channel $V_{DS} = -4\ \text{V}, V_{GS} = -10\ \text{V}, I_D = -3.9\ \text{A}$	N-Ch		1.4		
			P-Ch		2		
Gate Resistance <sup>c</sup>	$R_g$	$f = 1\ \text{MHz}$	N-Ch	0.4	1.6	3.2	$\Omega$
			P-Ch	1.5	6.2	12	
Turn-On Delay Time	$t_{d(on)}$	N-Channel $V_{DD} = 10\ \text{V}, R_L = 10\ \Omega$ $I_D \equiv 1\ \text{A}, V_{GEN} = 10\ \text{V}, R_g = 6\ \Omega$	N-Ch		12	20	ns
Rise Time	$t_r$		P-Ch		8	15	
Turn-Off Delay Time	$t_{d(off)}$	P-Channel $V_{DD} = -10\ \text{V}, R_L = 10\ \Omega$ $I_D \equiv -1\ \text{A}, V_{GEN} = -10\ \text{V}, R_g = 6\ \Omega$	N-Ch		10	20	
			P-Ch		9	18	
Fall Time	$t_f$		N-Ch		23	45	
			P-Ch		21	40	
Source-Drain Reverse Recovery Time	$t_{rr}$	$I_F = 1.7\ \text{A}, dI/dt = 100\ \text{A}/\mu\text{s}$	N-Ch		8	15	
			P-Ch		10	20	
		$I_F = -1.7\ \text{A}, dI/dt = 100\ \text{A}/\mu\text{s}$	N-Ch		25	40	
			P-Ch		27	40	

## Notes:


- a. Pulse test; pulse width  $\leq 300\ \mu\text{s}$ , duty cycle  $\leq 2\%$ .  
b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


**N-CHANNEL TYPICAL CHARACTERISTICS** (25 °C, unless otherwise noted)




**Output Characteristics**




**Transfer Characteristics**




**On-Resistance vs. Drain Current**



**Capacitance**




**Gate Charge**




**On-Resistance vs. Junction Temperature**


## N-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage




Single Pulse Power




Normalized Thermal Transient Impedance, Junction-to-Ambient


**N-CHANNEL TYPICAL CHARACTERISTICS** (25 °C, unless otherwise noted)




**P-CHANNEL TYPICAL CHARACTERISTICS** (25 °C, unless otherwise noted)




**Output Characteristics**



**Transfer Characteristics**









**On-Resistance vs. Drain Current**




**Capacitance**


**P-CHANNEL TYPICAL CHARACTERISTICS** (25 °C, unless otherwise noted)



**P-CHANNEL TYPICAL CHARACTERISTICS** (25 °C, unless otherwise noted)



**Normalized Thermal Transient Impedance, Junction-to-Ambient**



**Normalized Thermal Transient Impedance, Junction-to-Foot**

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see [www.vishay.com/ppg?71133](http://www.vishay.com/ppg?71133).

## SOIC (NARROW): 8-LEAD

JEDEC Part Number: MS-012



DIM	MILLIMETERS		INCHES	
	Min	Max	Min	Max
A	1.35	1.75	0.053	0.069
A <sub>1</sub>	0.10	0.20	0.004	0.008
B	0.35	0.51	0.014	0.020
C	0.19	0.25	0.0075	0.010
D	4.80	5.00	0.189	0.196
E	3.80	4.00	0.150	0.157
e	1.27 BSC		0.050 BSC	
H	5.80	6.20	0.228	0.244
h	0.25	0.50	0.010	0.020
L	0.50	0.93	0.020	0.037
q	0°	8°	0°	8°
S	0.44	0.64	0.018	0.026
ECN: C-06527-Rev. I, 11-Sep-06				
DWG: 5498				



## RECOMMENDED MINIMUM PADS FOR SO-8



Recommended Minimum Pads  
Dimensions in Inches/(mm)

[Return to Index](#)



## **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.