



Sample &

Buy







SN74LVCC3245A

SCAS585P-NOVEMBER 1996-REVISED DECEMBER 2015

# SN74LVCC3245A Octal Bus Transceiver With Adjustable Output Voltage and 3-State Outputs

#### Features 1

- **Bidirectional Voltage Translator**
- 2.3 V to 3.6 V on A Port and 3 V to 5.5 V on B Port
- Control Inputs  $V_{IH}$  and  $V_{IL}$  Levels Are Referenced to V<sub>CCA</sub> Voltage
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

#### Applications 2

- Level translation
- USB
- Interfacing
- Analog and Digital Applications

## 3 Description


The SN74LVCC3245A device is 8-bit (octal) noninverting bus transceiver contains two separate supply rails. The B port is designed to track V<sub>CCB</sub>, which accepts voltages from 3 V to 5.5 V, and the A port is designed to track V<sub>CCA</sub>, which operates at 2.3 V to 3.6 V. This allows for translation from a 3.3-V to a 5-V system environment and vice versa, from a 2.5-V to a 3.3-V system environment and vice versa.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74LVCC3245ADBQ	SSOP (24)	8.65 mm × 3.90 mm
SN74LVCC3245ADW	SOIC (24)	15.40 mm × 7.50 mm
SN74LVCC3245ADB	SSOP (24)	8.20 mm × 5.30 mm
SN74LVCC3245ANS	SO (24)	15.00 mm × 5.30 mm
SN74LVCC3245APW	TSSOP (24)	7.80 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Functional Block Diagram





# **Table of Contents**

1	Feat	tures 1
2	Арр	lications1
3	Des	cription1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6		cifications
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 5
	6.5	Electrical Characteristics 6
	6.6	Switching Characteristics 7
	6.7	Operating Characteristics
	6.8	Typical Characteristics 8
7	Para	ameter Measurement Information
	7.1	A Port (V <sub>CCA</sub> = 2.5 V $\pm$ 0.2 V and V <sub>CCB</sub> = 3.3 V $\pm$ 0.3 V)
	7.2	B Port (V <sub>CCA</sub> = 2.5 V $\pm$ 0.2 V and V <sub>CCB</sub> = 3.3 V $\pm$ 0.3 V)
	7.3	B Port (V <sub>CCA</sub> = 3.6 V and V <sub>CCB</sub> = 5.5 V) 11
	7.4	A and B Port (V <sub>CCA</sub> and V <sub>CCB</sub> = 3.6 V) 12

8	Deta	iled Description	13
	8.1	Overview	
	8.2	Functional Block Diagram	13
	8.3	Feature Description	13
	8.4	Device Functional Modes	13
9	App	lication and Implementation	14
	9.1	Application Information	
	9.2	Typical Application	14
10	Pow	ver Supply Recommendations	15
11	Lay	out	16
	11.1	Layout Guidelines	16
	11.2	Layout Example	16
	11.3	Power-Up Considerations	16
12		ice and Documentation Support	
	12.1	Documentation Support	
	12.2	Community Resources	17
	12.3	Trademarks	17
	12.4	Electrostatic Discharge Caution	17
	12.5		
13	Mec	hanical, Packaging, and Orderable	
-	Info	rmation	17

### **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Revision O (March 2005) to Revision P

# Page

- Added Applications section, Device Information table, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section..... 1
- Removed Ordering Information table. ..... 1

www.ti.com





# 5 Pin Configuration and Functions

DB, DBQ, DW, NS, or PW Package 24-Pin SSOP, SOIC, SO, or TSSOP Top View				
V <sub>CCA</sub> [ DIR [ A1 [	3	24 23 22	] V <sub>CCB</sub> ] NC ] <del>OE</del>	
A4 [	6	21 20 19	] B1 ] B2 ] B3	
A5 [ A6 [ A7 [ A8 [	7 8 9 10	18 17 16 15	] B4 ] B5 ] B6 ] B7	
GND [ GND [	10 11 12	14 13	] B7 ] B8 ] GND	

### NC - No internal connection

See Mechanical, Packaging, and Orderable Information for dimensions.

Pin Fu	Inctions
--------	----------

PIN		1/0	DECODIDITION
NAME	NO.	I/O	DESCRIPTION
A1	3	I/O	A1 port
A2	4	I/O	A2 port
A3	5	I/O	A3 port
A4	6	I/O	A4 port
A5	7	I/O	A5 port
A6	8	I/O	A6 port
A7	9	I/O	A7 port
A8	10	I/O	A8 port
B1	21	I/O	B1 port
B2	20	I/O	B2 port
B3	19	I/O	B3 port
B4	18	I/O	B4 port
B5	17	I/O	B5 port
B6	16	I/O	B6 port
B7	15	I/O	B7 port
B8	14	I/O	B8 port
DIR	2	I	Dir input
	11		
GND	12		Ground
	13		
NC	23		Unconnected
OE	22	I	Output Enable active low
V <sub>CCA</sub>	1		A port power
V <sub>CCB</sub>	24		B port power

### SN74LVCC3245A

SCAS585P - NOVEMBER 1996 - REVISED DECEMBER 2015

TEXAS INSTRUMENTS

www.ti.com

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
$V_{CCA}$ $V_{CCB}$	Supply voltage		-0.5	6	V
		All A ports <sup>(2)</sup>	-0.5	V <sub>CCA</sub> + 0.5	
VI	Input voltage	All B ports <sup>(3)</sup>	-0.5	V <sub>CCB</sub> + 0.5	V
		Except I/O ports <sup>(2)</sup>	-0.5	V <sub>CCA</sub> + 0.5	
V	Output voltage <sup>(3)</sup>	All A ports	-0.5	V <sub>CCA</sub> + 0.5	V
Vo		All B ports	-0.5	V <sub>CCB</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current			±50	mA
	Continuous current through V <sub>CCA</sub> , V	CCB, or GND		±100	mA
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) This value is limited to 4.6 V maximum.

(3) This value is limited to 6 V maximum.

### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatio discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	v

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions<sup>(1)</sup>

		V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	NOM	MAX	UNIT
$V_{CCA}$	Supply voltage			2.3	3.3	3.6	V
V <sub>CCB</sub>	Supply voltage			3	5	5.5	V
	High-level input voltage	2.3 V	3 V	1.7			
V		2.7 V	3 V	2			V
V <sub>IHA</sub> High-level		3 V	3.6 V	2			V
		3.6 V	5.5 V	2			
	High-level input voltage	2.3 V	3 V	2			V
		2.7 V	3 V	2			
V <sub>IHB</sub>		3 V	3.6 V	2			
		3.6 V	5.5 V	3.85			
		2.3 V	3 V			0.7	
		2.7 V	3 V			0.8	V
V <sub>ILA</sub>	Low-level input voltage	3 V	3.6 V			0.8	
		3.6 V	5.5 V			0.8	

4 Submit Documentation Feedback

All unused inputs of the device must be held at the associated V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, SCBA004.



SCAS585P-NOVEMBER 1996-REVISED DECEMBER 2015

## **Recommended Operating Conditions**<sup>(1)</sup> (continued)

		V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	NOM MAX	UNIT
		2.3 V	3 V		0.8	
V	Low-level input voltage	2.7 V	3 V		0.8	V
V <sub>ILB</sub>	Low-level liput voltage	3 V	3.6 V		0.8	v
		3.6 V	5.5 V		1.65	
		2.3 V	3 V	1.7		
	High-level input voltage (control terminals)	2.7 V	3 V	2		V
VIH	(referenced to V <sub>CCA</sub> )	3 V	3.6 V	2		v
		3.6 V	5.5 V	2		
		2.3 V	3 V		0.7	
.,	Low-level input voltage (control terminals)	2.7 V	3 V		0.8	.,
V <sub>IL</sub>	(referenced to $V_{CCA}$ )	3 V	3.6 V		0.8	V
		3.6 V	5.5 V		0.8	
VIA	Input voltage			0	V <sub>CCA</sub>	V
V <sub>IB</sub>	Input voltage			0	V <sub>CCB</sub>	
V <sub>OA</sub>	Output voltage			0	V <sub>CCA</sub>	V
V <sub>OB</sub>	Output voltage			0	V <sub>CCB</sub>	V
	High-level output current	2.3 V	3 V		-8	
		2.7 V	3 V		-12	mA
I <sub>OHA</sub>		3 V	3 V		-24	
		2.7 V	4.5 V		-24	
		2.3 V	3 V		-12	
	1 Path Level and a sum of	2.7 V	3 V		-12	
I <sub>OHB</sub>	High-level output current	3 V	3 V		-24	mA
		2.7 V	4.5 V		-24	
		2.3 V	3 V		8	
		2.7 V	3 V		12	1.
I <sub>OLA</sub>	Low-level output current	3 V	3 V		24	mA
		2.7 V	4.5 V		24	
		2.3 V	3 V		12	
		2.7 V	3 V		12	1.
I <sub>OLB</sub>	Low-level output current	3 V	3 V		24	mA
		2.7 V	4.5 V		24	1
Δt/Δv	Input transition rise or fall rate				10	ns/V
T <sub>A</sub>	Operating free-air temperature			-40	85	°C

### 6.4 Thermal Information

			SN74LVCC3245A					
THERMAL METRIC <sup>(1)(2)</sup>		DB (SSOP)	DBQ (SSOP)	DW (SOIC)	NS (SO)	PW (TSSOP)	UNIT	
		24 PINS	24 PINS	24 PINS	24 PINS	24 PINS		
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	63	61	46	65	88	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

(2) The package thermal impedance is calculated in accordance with JESD 51-7.

### SN74LVCC3245A

SCAS585P - NOVEMBER 1996 - REVISED DECEMBER 2015

www.ti.com

NSTRUMENTS

ÈXAS

### 6.5 Electrical Characteristics

over recommended operating	free-air temperature r	range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	TYP	MAX	UNIT
		I <sub>OH</sub> = -100 μA	3 V	3 V	2.9	3		
		$I_{OH} = -8 \text{ mA}$	2.3 V	3 V	2			
		10	2.7 V	3 V	2.2	2.5		
V <sub>OHA</sub>		$I_{OH} = -12 \text{ mA}$	3 V	3 V	2.4	2.8		V
			3 V	3 V	2.2	2.6		
		$I_{OH} = -24 \text{ mA}$	2.7 V	4.5 V	2	2.3		
		$I_{OH} = -100 \ \mu A$	3 V	3 V	2.9	3		
		L = 12 mA	2.3 V	3 V	2.4			
V <sub>OHB</sub>		$I_{OH} = -12 \text{ mA}$	2.7 V	3 V	2.4	2.8		V
		1 24 mA	3 V	3 V	2.2	2.6		
		$I_{OH} = -24 \text{ mA}$	2.7 V	4.5 V	3.2	4.2		
		I <sub>OL</sub> = 100 μA	3 V	3 V			0.1	
		I <sub>OL</sub> = 8 mA	2.3 V	3 V			0.6	
V <sub>OLA</sub>		$I_{OL} = 12 \text{ mA}$	2.7 V	3 V		0.1	0.5	V
	$1 - 24 m^{1}$	3 V	3 V		0.2	0.5		
		I <sub>OL</sub> = 24 mA	2.7 V	4.5 V		0.2	0.5	
N.		I <sub>OL</sub> = 100 μA	3 V	3 V			0.1	
		$I_{OL} = 12 \text{ mA}$	2.3 V	3 V			0.4	V
V <sub>OLB</sub>	$1 - 24 m^{1}$	3 V	3 V		0.2	0.5		
		I <sub>OL</sub> = 24 mA	2.7 V	4.5 V		0.2	0.5	
	Control inputs		3.6 V	3.6 V		±0.1	±1	μA
I <sub>I</sub>	Control inputs	$V_{I} = V_{CCA} \text{ or } GND$	3.0 V	5.5 V		±0.1	±1	μn
$I_{OZ}^{(1)}$	A or B ports	$V_{O} = V_{CCA/B} \text{ or } GND, \qquad  V_{I} = V_{IL} \text{ or } V_{IH}$	3.6 V	3.6 V		±0.5	±5	μA
		A port = $V_{CCA}$ or GND, $I_0 = 0$	3.6 V	Open		5	50	
I <sub>CCA</sub>	B to A	B port = $V_{CCB}$ or GND, $I_0 = 0$	3.6 V	3.6 V		5	50	μA
		B port = $V_{CCB}$ or GND, $I_0 = 0$	5.0 V	5.5 V		5	50	
	A to B	A port = $V_{CCA}$ or GND, $I_{O} = 0$	3.6 V	3.6 V		5	50	μA
I <sub>CCB</sub>	AIUB	$A point = V_{CCA} of GND, I_0 = 0$	5.0 V	5.5 V		8	80	μΑ
	A port	$\frac{V_{L}}{OE} = V_{CCA} - 0.6 \text{ V}$ , Other inputs at $V_{CCA}$ or GND, OE at GND and DIR at $V_{CCA}$	3.6 V	3.6 V		0.35	0.5	
ΔI <sub>CCA</sub> <sup>(2)</sup> OE	$V_{I}$ = $V_{CCA}$ – 0.6 V, Other inputs at $V_{CCA}$ or GND, DIR at $V_{CCA}$	3.6 V	3.6 V		0.35	0.5	mA	
DIR		$V_{L} = V_{CCA} - 0.6 \text{ V}$ , Other inputs at $V_{CCA}$ or GND, OE at GND	3.6 V	3.6 V		0.35	0.5	
$\Delta I_{CCB}^{(2)}$	B port	$V_{L} = V_{CCB} - 2.1 \text{ V}$ , Other inputs at $V_{CCB}$ or GND, OE at GND and DIR at GND	3.6 V	5.5 V		1	1.5	mA
Ci	Control inputs	V <sub>I</sub> = V <sub>CCA</sub> or GND	Open	Open		4		pF
C <sub>io</sub>	A or B ports	$V_{O} = V_{CCA/B}$ or GND	3.3 V	5 V		18.5		pF

For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.
This is the increase in supply current for each input that is at one of the specified voltage levels, rather than 0 V or the associated V<sub>CC</sub>.



## 6.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2 through Figure 5)

ARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCA,} V_{CCB}$	MIN	MAX	UN	
			$V_{CCA} = 2.5 V \pm 0.2 V, V_{CCB} = 3.3 V \pm 0.3 V$	1	9.4		
t <sub>PHL</sub>	A	В	$V_{CCA} = 2.7 \text{ V TO } 3.6 \text{ V}, V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	1	6	ns	
			$V_{CCA} = 2.7 \text{ V TO } 3.6 \text{ V}, V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1	7.1		
t <sub>PLH</sub>			$V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}, \text{ V}_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1	9.1		
	A	В	$V_{CCA} = 2.7 \text{ V TO } 3.6 \text{ V}, \text{ V}_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	1	5.3	n	
			$V_{CCA}$ = 2.7 V TO 3.6 V, $V_{CCB}$ = 3.3 V ± 0.3 V	1	7.2		
			$V_{CCA} = 2.5 V \pm 0.2 V, V_{CCB} = 3.3 V \pm 0.3 V$	1	11.2		
t <sub>PHL</sub>	В	А	$V_{CCA} = 2.7 \text{ V TO } 3.6 \text{ V}, \text{ V}_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	1	5.8	n	
			$V_{CCA}$ = 2.7 V TO 3.6 V, $V_{CCB}$ = 3.3 V ± 0.3 V	1	6.4		
			$V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}, \text{ V}_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1	9.9		
tрLн	В	А	$V_{CCA} = 2.7 \text{ V TO } 3.6 \text{ V}, \text{ V}_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	1	7	n	
			$V_{CCA}$ = 2.7 V TO 3.6 V, $V_{CCB}$ = 3.3 V ± 0.3 V	1	7.6		
t <sub>PZL</sub>			$V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}, V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1	14.5		
	ŌĒ	А	$V_{CCA} = 2.7 \text{ V TO } 3.6 \text{ V}, \text{ V}_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	1	9.2	n	
			$V_{CCA}$ = 2.7 V TO 3.6 V, $V_{CCB}$ = 3.3 V ± 0.3 V	1	9.7		
			$V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}, V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1	12.9	_	
t <sub>PZH</sub>	ŌĒ	А	$V_{CCA} = 2.7 \text{ V TO } 3.6 \text{ V}, V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$	1	9.5		
			$V_{CCA}$ = 2.7 V TO 3.6 V, $V_{CCB}$ = 3.3 V ± 0.3 V	1	9.5		
			$V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}, V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1	13		
t <sub>PZL</sub>	ŌĒ	В	$V_{\rm CCA}$ = 2.7 V TO 3.6 V, $V_{\rm CCB}$ = 5 V $\pm$ 0.5 V	1	8.1	n	
			$V_{CCA}$ = 2.7 V TO 3.6 V, $V_{CCB}$ = 3.3 V $\pm$ 0.3 V	1	9.2		
			$V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}, V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1	12.8		
t <sub>PZH</sub>	ŌE	В	$V_{CCA}$ = 2.7 V TO 3.6 V, $V_{CCB}$ = 5 V $\pm$ 0.5 V	1	8.4	n	
			$V_{CCA}$ = 2.7 V TO 3.6 V, $V_{CCB}$ = 3.3 V ± 0.3 V	1	9.9		
			$V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}, V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1	7.1		
t <sub>PLZ</sub>	OE	А	$V_{CCA}$ = 2.7 V TO 3.6 V, $V_{CCB}$ = 5 V $\pm$ 0.5 V	1	7	n	
			$V_{CCA}$ = 2.7 V TO 3.6 V, $V_{CCB}$ = 3.3 V ± 0.3 V	1	6.6		

SCAS585P - NOVEMBER 1996 - REVISED DECEMBER 2015

www.ti.com

STRUMENTS

EXAS

### Switching Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2 through Figure 5)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CCA</sub> , V <sub>CCB</sub>	MIN	МАХ	UNIT
			$\begin{array}{c} V_{CCA} = 2.5 \ V \pm 0.2 \ V, \ V_{CCB} = 3.3 \ V \pm \\ 0.3 \ V \end{array}$	1	6.9	
t <sub>PHZ</sub>	ŌĒ	A	$V_{\rm CCA}$ = 2.7 V TO 3.6 V, $V_{\rm CCB}$ = 5 V $\pm$ 0.5 V	1	7.8	ns
			$V_{CCA}$ = 2.7 V TO 3.6 V, $V_{CCB}$ = 3.3 V $\pm$ 0.3 V	1	6.9	
	ŌĒ		$V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}, \text{ V}_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1	8.8	
t <sub>PLZ</sub>		В	$V_{\rm CCA}$ = 2.7 V TO 3.6 V, $V_{\rm CCB}$ = 5 V $\pm$ 0.5 V	1	7.3	ns
			$V_{CCA}$ = 2.7 V TO 3.6 V, $V_{CCB}$ = 3.3 V $\pm$ 0.3 V	1	7.5	
			$V_{CCA}$ = 2.5 V ± 0.2 V, $V_{CCB}$ = 3.3 V ± 0.3 V	1	8.9	
t <sub>PHZ</sub>	ŌĒ	В	$V_{\rm CCA}$ = 2.7 V TO 3.6 V, $V_{\rm CCB}$ = 5 V $\pm$ 0.5 V	1	7	ns
		V <sub>CCA</sub> = 2.7 V TO 3.6 V, V <sub>CCB</sub> = 3.3 V 0.3 V		1	7.9	

## 6.7 Operating Characteristics

 $V_{CCA}=3.3~V,~V_{CCB}=5~V,~T_{A}=25^{\circ}C$ 

	PARAMETER		TEST CC	NDITIONS	TYP	UNIT
	Dower dissinction conscitance per transceiver	Outputs enabled		f = 10 MHz	38	ъĒ
Cpd	Power dissipation capacitance per transceiver	Outputs disabled	C <sub>L</sub> = 50,		4.5	рг

### 6.8 Typical Characteristics




8

Copyright © 1996-2015, Texas Instruments Incorporated



### 7 Parameter Measurement Information

### 7.1 A Port ( $V_{CCA}$ = 2.5 V ± 0.2 V and $V_{CCB}$ = 3.3 V ± 0.3 V)



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.


- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

### Figure 2. Load Circuit and Voltage Waveforms

TEXAS INSTRUMENTS

www.ti.com

### 7.2 B Port ( $V_{CCA}$ = 2.5 V ± 0.2 V and $V_{CCB}$ = 3.3 V ± 0.3 V)



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

### Figure 3. Load Circuit and Voltage Waveforms



7.3 B Port ( $V_{CCA}$  = 3.6 V and  $V_{CCB}$  = 5.5 V)

#### ○ 2 × V<sub>CC</sub> O Open **S1 500** Ω From Output **Under Test** O GND TEST **S1** $C_{L} = 50 \text{ pF}$ Open t<sub>PLH</sub>/t<sub>PHL</sub> **500** Ω (see Note A) t<sub>PLZ</sub>/t<sub>PZL</sub> $2 \times V_{CC}$ Open t<sub>PHZ</sub>/t<sub>PZH</sub> LOAD CIRCUIT $v_{cc}$ **B-Port** 50% V<sub>CC</sub> 50% V<sub>CC</sub> 2.7 V Input Output 0 V 1.5 V 1.5 V Control 0 V **VOLTAGE WAVEFORMS** PULSE DURATION t<sub>PLZ</sub> tpzl Output $v_{cc}$ Waveform 1 Vcc S1 at 2 × V<sub>CC</sub> 50% V<sub>OL</sub> + 0.3 V 1.5 V Input 1.5 V VoL (see Note B) 0 V t<sub>PHZ</sub> t<sub>PZH</sub> - t<sub>PHL</sub> t<sub>PLH</sub> Output Vон Waveform 2 V<sub>OH</sub> B-Port V<sub>OH</sub> - 0.3 V 50% V<sub>CC</sub> 50% V<sub>CC</sub> 50% V<sub>CC</sub> S1 at Open Output ≈0 V (see Note B) VoL **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES** NONINVERTING OUTPUTS LOW- AND HIGH-LEVEL ENABLING Α. C<sub>L</sub> includes probe and jig capacitance.


B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

### Figure 4. Load Circuit and Voltage Waveforms

7.4 A and B Port ( $V_{CCA}$  and  $V_{CCB}$  = 3.6 V)



control.

Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

### Figure 5. Load Circuit and Voltage Waveforms

Submit Documentation Feedback

12

Copyright © 1996-2015, Texas Instruments Incorporated




## 8 Detailed Description

## 8.1 Overview

The SN74LVCC3245A device is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so the buses are effectively isolated. The control circuitry (DIR,  $\overline{OE}$ ) is powered by V<sub>CCA</sub>.

## 8.2 Functional Block Diagram



**To Seven Other Channels** 

### 8.3 Feature Description

This device is a bidirectional level translator designed to operate from 2.3 V to 3.6 V on Port A and 3 V to 5.5 V on B port. The control inputs recommended operating specifications are referenced with respect to  $V_{CCA}$  Voltage.

### 8.4 Device Functional Modes

Table 1 lists the functional modes of the SN74LVCC3245A.

INP	UTS					
OE	DIR	OPERATION				
L	L	B data to A bus				
L	Н	A data to B bus				
Н	Х	Isolation				

### Table 1. Function Table (Each Transceiver)

NSTRUMENTS www.ti.com

FXAS

### 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The SN74LVCC3245A device is a bidirectional level translator designed to operate from 2.3 V to 3.6 V on Port A and 3 V to 5.5 V on B port and designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input.

### 9.2 Typical Application




Figure 6. Typical Application

### 9.2.1 Design Requirements


This device can be used as bidirectional level translator depending on the DIR pin. The application describes the level translation of Master with signals at 3.3 V to slave operating at 5 V. The OE pin is low and DIR pin is 3.3-V high.

### **Typical Application (continued)**

### 9.2.2 Detailed Design Procedure

Use the procedure that follows for the design:

- 1. Recommended Input Conditions
  - Rise time and fall time specs. See ( $\Delta t/\Delta V$ ) in the *Recommended Operating Conditions* table.
  - Specified high and low levels. See (V<sub>IH</sub> and V<sub>IL</sub>) in the *Recommended Operating Conditions* table.
  - Inputs are overvoltage tolerant allowing them to go as high as (V<sub>1</sub> max) in the *Recommended Operating Conditions* table at any valid V<sub>CC</sub>.
- 2. Absolute Maximum Output Conditions
  - Load currents should not exceed (I<sub>O</sub> max) per output and should not exceed total current (continuous current through V<sub>CC</sub> or GND) for the part. These limits are located in the *Absolute Maximum Ratings* table.
  - All the voltages on A and B ports should not exceed above V<sub>CCA</sub> or V<sub>CCB</sub> to prevent the biasing of Electrostatic discharge (ESD) diodes.



### 9.2.3 Application Curve

### **10 Power Supply Recommendations**

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions* table.

Each V<sub>CC</sub> pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- $\mu$ F capacitor is recommended and if there are multiple V<sub>CC</sub> pins then 0.01- $\mu$ F or 0.022- $\mu$ F capacitor is recommended for each power pin. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

TEXAS INSTRUMENTS

### 11 Layout

### 11.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$  whichever make more sense or is more convenient.

### 11.2 Layout Example



Figure 8. Layout Example

### 11.3 Power-Up Considerations

TI level-translation devices offer an opportunity for successful mixed-voltage signal design. A proper power-up sequence always should be followed to avoid excessive supply current, bus contention, oscillations, or other anomalies caused by improperly biased device terminals. To guard against such power-up problems, take these precautions:

- 1. Connect ground before any supply voltage is applied.
- 2. Power up the control side of the device (V<sub>CCA</sub> for all four of these devices).
- 3. Tie  $\overline{OE}$  to V<sub>CCA</sub> with a pullup resistor so that it ramps with V<sub>CCA</sub>.
- 4. Depending on the direction of the data path, DIR can be high or low. If DIR high is needed (A data to B bus), ramp it with V<sub>CCA</sub>. Otherwise, keep DIR low.

Refer to the TI application report, Texas Instruments Voltage-Level-Translation Devices, SCEA021.



## **12 Device and Documentation Support**

### **12.1** Documentation Support

### 12.1.1 Related Documentation

For related documentation, see the following:

- Implications of Slow or Floating CMOS Inputs, SCBA004
- Texas Instruments Voltage-Level-Translation Devices, SCEA021

### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.



24-Aug-2018

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	-	Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LVCC3245ADBQR	ACTIVE	SSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVCC3245A	Samples
SN74LVCC3245ADBR	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LH245A	Samples
SN74LVCC3245ADBRE4	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LH245A	Samples
SN74LVCC3245ADBRG4	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LH245A	Samples
SN74LVCC3245ADW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCC3245A	Samples
SN74LVCC3245ADWE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCC3245A	Samples
SN74LVCC3245ADWG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCC3245A	Samples
SN74LVCC3245ADWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	LVCC3245A	Samples
SN74LVCC3245ADWRG4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCC3245A	Samples
SN74LVCC3245ANSR	ACTIVE	SO	NS	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCC3245A	Samples
SN74LVCC3245ANSRE4	ACTIVE	SO	NS	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCC3245A	Samples
SN74LVCC3245ANSRG4	ACTIVE	SO	NS	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCC3245A	Samples
SN74LVCC3245APW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LH245A	Samples
SN74LVCC3245APWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LH245A	Samples
SN74LVCC3245APWRE4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LH245A	Samples
SN74LVCC3245APWRG4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LH245A	Samples
SN74LVCC3245APWT	ACTIVE	TSSOP	PW	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LH245A	Samples



24-Aug-2018

Orderable Device	Status	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVCC3245APWTG4	ACTIVE	TSSOP	PW	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LH245A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(<sup>5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVCC3245A :

Enhanced Product: SN74LVCC3245A-EP



PACKAGE OPTION ADDENDUM

24-Aug-2018

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVCC3245ADBQR	SSOP	DBQ	24	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LVCC3245ADBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
SN74LVCC3245ADWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
SN74LVCC3245ADWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
SN74LVCC3245ADWRG4	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
SN74LVCC3245ANSR	SO	NS	24	2000	330.0	24.4	8.3	15.4	2.6	12.0	24.0	Q1
SN74LVCC3245APWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
SN74LVCC3245APWT	TSSOP	PW	24	250	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

Texas Instruments

www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Feb-2019



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVCC3245ADBQR	SSOP	DBQ	24	2500	367.0	367.0	38.0
SN74LVCC3245ADBR	SSOP	DB	24	2000	367.0	367.0	38.0
SN74LVCC3245ADWR	SOIC	DW	24	2000	366.0	364.0	50.0
SN74LVCC3245ADWR	SOIC	DW	24	2000	350.0	350.0	43.0
SN74LVCC3245ADWRG4	SOIC	DW	24	2000	350.0	350.0	43.0
SN74LVCC3245ANSR	SO	NS	24	2000	367.0	367.0	45.0
SN74LVCC3245APWR	TSSOP	PW	24	2000	367.0	367.0	38.0
SN74LVCC3245APWT	TSSOP	PW	24	250	367.0	367.0	38.0

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



## LAND PATTERN DATA



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

## DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



DBQ (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.

D. Falls within JEDEC MO-137 variation AE.



# **PW0024A**



# **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# PW0024A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0024A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated