



Sample &

Buv







SN74AUP2G07

SCES748D-SEPTEMBER 2009-REVISED FEBRUARY 2016

# SN74AUP2G07 Low-Power Dual Buffer/Driver With Open-Drain Outputs

#### Features 1

- Low Static-Power Consumption  $(I_{CC} = 0.9 \ \mu A \ Maximum)$
- Low Dynamic-Power Consumption  $(C_{pd} = 1 \text{ pF Typical at 3.3 V})$
- Low Input Capacitance ( $C_i = 1.5 \text{ pF Typical}$ )
- Low Noise Overshoot and Undershoot • <10% of V<sub>CC</sub>
- Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Input Hysteresis Allows Slow Input Transition and Better Switching Noise Immunity at the Input  $(V_{hvs} = 250 \text{ mV Typ at } 3.3 \text{ V})$
- Wide Operating  $V_{CC}$  Range of 0.8 V to 3.6 V
- Optimized for 3.3-V Operation
- 3.6-V I/O Tolerant to Support Mixed-Mode Signal ٠ Operation
- t<sub>pd</sub> = 3.3 ns Maximum at 3.3 V
- Suitable for Point-to-Point Applications
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 4500-V Human-Body Model
  - 1500-V Charged-Device Model

### 2 Applications

- Active Noise Cancellation (ANC)
- **Barcode Scanners**
- **Blood Pressure Monitors**
- **CPAP Machines**
- **Cable Solutions** •
- DLP 3D Machine Vision, Hyperspectral Imaging, Optical Networking, and Spectroscopy
- E-Books and Smartphones
- Embedded PCs
- Field Transmitters: Temperature or Pressure • Sensor
- **Fingerprint Biometrics**
- HVAC: Heating, Ventilating, and Air Conditioning
- Network-Attached Storage (NAS)
- Server Motherboards and PSUs
- Software Defined Radios (SDR) •
- TVs: High-Definition (HDTV), LCD, and Digital •
- Video Communication Systems •
- Wireless Data Access Cards, Headsets, Keyboards, Mice, and LAN Cards
- X-ray: Baggage Scanners, Medical, and Dental

# 3 Description


The SN74AUP2G07 device is a dual buffer gate with open drain output that operates from 0.8 V to 3.6 V.

Device Information(*)								
PART NUMBER	ART NUMBER PACKAGE BODY SIZE							
	SC70 (6)	3.00 mm x 1.25 mm						
SN74AUP2G07	SON (6)	1.45 mm x 1.00 mm						
SIN/4AUP2GU/	SON (6)	1.00 mm x 1.00 mm						
	DSBGA (6)	1.16 mm x 0.76 mm						

### Device Information<sup>(1)</sup>

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Simplified Block Diagram





2

# **Table of Contents**

1	Feat	ures 1
2	Арр	lications 1
3		cription 1
4	Revi	sion History 2
5	Pin	Configuration and Functions
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions5
	6.4	Thermal Information 5
	6.5	Electrical Characteristics
	6.6	Switching Characteristics, C <sub>L</sub> = 5 pF7
	6.7	Switching Characteristics, C <sub>L</sub> = 10 pF7
	6.8	Switching Characteristics, C <sub>L</sub> = 15 pF7
	6.9	Switching Characteristics, $C_L = 30 \text{ pF}$ 7
	6.10	Operating Characteristics8
	6.11	Typical Characteristics 8
7	Para	meter Measurement Information
	7.1	Propagation Delays, Setup and Hold Times, and Pulse Duration

	7.2	Enable and Disable Times	10
8	Deta	iled Description	11
	8.1	Overview	
	8.2	Functional Block Diagram	11
	8.3	Feature Description	11
	8.4	Device Functional Modes	11
9	App	lication and Implementation	12
	9.1	Application Information	12
		Typical Application	
10	Pow	er Supply Recommendations	13
11	Lave	put	13
		Layout Guidelines	
	11.2	Layout Example	13
12		ice and Documentation Support	
		Trademarks	
		Electrostatic Discharge Caution	
		Glossary	
13		hanical, Packaging, and Orderable	
		mation	14

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	Changes from Revision C (November 2014) to Revision D		
•	Changed the V <sub>CC</sub> pin TYPE From: "I" To: "—" in the <i>Pin Functions</i> table	3	
•	Added "Junction temperature" to the Absolute Maximum Ratings <sup>(1)</sup> table	4	
•	Deleted the I <sub>OH</sub> High-level output current from the Recommended Operating Conditions table	5	
•	Deleted V <sub>OH</sub> PARAMETER from the <i>Electrical Characteristics</i> table, these specifications do not pertain to open draidevices.		

#### Changes from Revision B (September 2009) to Revision C

•	Removed Ordering Information table.	. 1
•	Added Applications, Device Information table, Pin Functions table, Handling Ratings table, Thermal Information table, Typical Characteristics, Feature Description section, Device Functional Modes, Application and	
	Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	. 1
•	Updated I <sub>off</sub> in <i>Features</i> .	. 1




Page

TEXAS INSTRUMENTS

www.ti.com



# 5 Pin Configuration and Functions



See mechanical drawings for dimensions.

#### PIN TYPE DESCRIPTION NAME DCK, DSF, DRY, YFP 1A I Input 1 1 1Y 6 0 Output 1 3 2A I Input 2 2Y 4 0 Output 2 2 GND Ground \_ $V_{\text{CC}}$ 5 Power Pin \_

#### **Pin Functions**

SCES748D-SEPTEMBER 2009-REVISED FEBRUARY 2016

www.ti.com

### 6 Specifications

### 6.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	4.6	V
VI	Input voltage range <sup>(2)</sup>		-0.5	4.6	V
Vo	Voltage range applied to any output in the high	h-impedance or power-off state <sup>(2)</sup>	-0.5	4.6	V
Vo	Output voltage range in the high or low state <sup>(2)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current			±20	mA
	Continuous current through V <sub>CC</sub> or GND			±50	mA
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### 6.2 ESD Ratings

			VALUE	UNIT	
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±4500		
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22- $C101^{(2)}$	±1500	V	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

Copyright © 2009–2016, Texas Instruments Incorporated



### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		0.8	3.6	V
		$V_{CC} = 0.8 V$	V <sub>CC</sub>		
VIH		$V_{CC}$ = 1.1 V to 1.95 V	$0.65 \times V_{CC}$		V
۷IH	High-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V	1.6		v
		$V_{CC}$ = 3 V to 3.6 V	2		
		$V_{CC} = 0.8 V$		0	
V	Low-level input voltage	$V_{CC}$ = 1.1 V to 1.95 V		$0.35 \times V_{CC}$	V
V <sub>IL</sub>		$V_{CC}$ = 2.3 V to 2.7 V		0.7	v
		V <sub>CC</sub> = 3 V to 3.6 V		0.9	
VI	Input voltage		0	3.6	V
Vo	Output voltage		0	V <sub>CC</sub>	V
		$V_{CC} = 0.8 V$		20	μA
		$V_{CC} = 1.1 V$		1.1	
		$V_{CC} = 1.4 V$		1.7	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 1.65 V		1.9	mA
		$V_{CC} = 2.3 V$		3.1	
		V <sub>CC</sub> = 3 V		4	
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 0.8 V \text{ to } 3.6 V$		200	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs,* literature number SCBA004.

### 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	YFP	DCK	DRY	DSF		
		5 PINS	5 PINS	6 PINS	6 PINS	UNIT	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	132	252	234	300	°C/W	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

#### SN74AUP2G07

SCES748D-SEPTEMBER 2009-REVISED FEBRUARY 2016

#### www.ti.com

STRUMENTS

**EXAS** 

### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	N	T <sub>A</sub> = 25°C	T <sub>A</sub> = -40°C to 85°C	
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN TYP MAX	MIN MAX	UNIT
	I <sub>OL</sub> = 20 μA	0.8 V to 3.6 V	0.1	0.1	
	I <sub>OL</sub> = 1.1 mA	1.1 V	$0.3 \times V_{CC}$	$0.3 \times V_{CC}$	
	I <sub>OL</sub> = 1.7 mA	1.4 V	0.31	0.37	
M	I <sub>OL</sub> = 1.9 mA	1.65 V	0.31	0.35	V
V <sub>OL</sub>	I <sub>OL</sub> = 2.3 mA	– 2.3 V	0.31	0.33	v
	I <sub>OL</sub> = 3.1 mA	2.3 V	0.44	0.45	
	I <sub>OL</sub> = 2.7 mA	- 3 V	0.31	0.33	
	$I_{OL} = 4 \text{ mA}$	3 V	0.44	0.45	
I <sub>I</sub> A or B input	$V_I = GND$ to 3.6 V	0 V to 3.6 V	0.1	0.5	μA
I <sub>off</sub>	$V_{I}$ or $V_{O}$ = 0 V to 3.6 V	0 V	0.2	0.6	μA
ΔI <sub>off</sub>	$V_{I}$ or $V_{O}$ = 0 V to 3.6 V	0 V to 0.2 V	0.2	0.6	μA
I <sub>CC</sub>	$V_I = GND \text{ or } (V_{CC} \text{ to } 3.6 \text{ V}),$ $I_O = 0$	0.8 V to 3.6 V	0.5	0.9	μA
$\Delta I_{CC}$	$V_{I} = V_{CC} - 0.6 V^{(1)}, I_{O} = 0$	3.3 V	40	50	μA
0		0 V	1.5		~ <b>C</b>
C <sub>i</sub>	$V_{I} = V_{CC}$ or GND	3.6 V	1.5		pF
Co	$V_0 = GND$	0 V	3		pF

(1) One input at  $V_{CC}$  – 0.6 V, other input at  $V_{CC}$  or GND.



#### 6.6 Switching Characteristics, $C_L = 5 \text{ pF}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM	TO	V <sub>cc</sub>	Τ,	∖ = 25°C		T <sub>A</sub> = to 85	40°C 5°C	UNIT		
	(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	MAX			
		Y	0.8 V		12.2						
	t <sub>pd</sub> A		1.2 V ± 0.1 V	3.4	5.1	7.5	1.5	14.7			
			1.5 V ± 0.1 V	2.3	3.6	5.1	1.3	8.3			
t <sub>pd</sub>			ř	I	1.8 V ± 0.15 V	2.4	3.1	4	1	6.3	ns
			2.5 V ± 0.2 V	1.5	2.1	2.9	0.9	4.1			
			3.3 V ± 0.3 V	1.8	2.2	2.8	1.1	3.3			

### 6.7 Switching Characteristics, C<sub>L</sub> = 10 pF

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM	TO (OUTPUT) V <sub>CC</sub>	T <sub>A</sub> = 25°C			T <sub>A</sub> = -40°C to 85°C		UNIT	
	(INPUT)			MIN	TYP	MAX	MIN	MAX	
		Y	0.8 V		15				
	t <sub>pd</sub> A		1.2 V ± 0.1 V	4	6.2	9	2.4	16.2	ns
			1.5 V ± 0.1 V	3.1	4.4	6.1	2	9.4	
τ <sub>pd</sub>			1.8 V ± 0.15 V	3.3	3.9	4.8	1.6	7.1	
			2.5 V ± 0.2 V	2.1	2.8	3.5	1.3	4.8	
			$3.3 \text{ V} \pm 0.3 \text{ V}$	2.3	3	4	1.4	4.5	

# 6.8 Switching Characteristics, $C_L = 15 \text{ pF}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM	TO	- Vee			T <sub>A</sub> = 25°C			UNIT
	(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	MAX	
	A	Y	0.8 V 18.2						
			1.2 V ± 0.1 V	4.9	7.3	10.4	3.2	17.6	ns
			1.5 V ± 0.1 V	3.8	5.2	6.8	2.6	10.2	
t <sub>pd</sub>			1.8 V ± 0.15 V	3.4	4.8	6.7	2.2	7.9	
			2.5 V ± 0.2 V	2.4	3.4	4.5	1.9	5.3	
			$3.3 \text{ V} \pm 0.3 \text{ V}$	2.2	3.7	5.4	1.8	6.1	

### 6.9 Switching Characteristics, $C_L = 30 \text{ pF}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM	TO	V <sub>cc</sub>	T <sub>A</sub> = 25°C			T <sub>A</sub> = to 85		UNIT	
	(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	MAX		
			0.8 V		26.5					
	A	Y	1.2 V ± 0.1 V	8.1	10.7	14.4	4.5	21.9	-	
			1.5 V ± 0.1 V	6.5	7.7	9.4	3.8	13		
t <sub>pd</sub>			1.8 V ± 0.15 V	5.8	7.5	9.7	3.2	11		
				2.5 V ± 0.2 V	4.5	5.4	6.7	3	7.1	
			$3.3 \text{ V} \pm 0.3 \text{ V}$	3.9	6.3	9.7	2.8	10.4		

SCES748D-SEPTEMBER 2009-REVISED FEBRUARY 2016

NSTRUMENTS

EXAS


www.ti.com

# 6.10 Operating Characteristics

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	TYP	UNIT
			0.8 V	4	
			1.2 V ± 0.1 V	4	
~		£ 40 MUL	1.5 V ± 0.1 V	4	
C <sub>pd</sub>	Power dissipation capacitance	f = 10 MHz	1.8 V ± 0.15 V	4	pF
			2.5 V ± 0.2 V	4.1	
			3.3 V ± 0.3 V	4.3	

# 6.11 Typical Characteristics




Copyright © 2009–2016, Texas Instruments Incorporated




### 7 Parameter Measurement Information

#### 7.1 Propagation Delays, Setup and Hold Times, and Pulse Duration



#### V<sub>CC</sub> = 1.2 V $V_{CC} = 1.5 V$ $V_{CC} = 1.8 V$ $V_{CC} = 2.5 V$ $V_{CC} = 3.3 V$ $V_{CC} = 0.8 V$ ± 0.1 V $\pm$ 0.1 V $\pm$ 0.15 V $\pm$ 0.2 V $\pm$ 0.3 V 5, 10, 15, 30 pF $C_L$ V<sub>CC</sub>/2 V<sub>CC</sub>/2 V<sub>CC</sub>/2 VM V<sub>CC</sub>/2 V<sub>CC</sub>/2 V<sub>CC</sub>/2 VI V<sub>CC</sub> V<sub>CC</sub> V<sub>CC</sub> V<sub>CC</sub> V<sub>CC</sub> V<sub>CC</sub>

LOAD CIRCUIT



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>/t<sub>f</sub> = 3 ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- E. All parameters and waveforms are not applicable to all devices.

#### Figure 3. Load Circuit and Voltage Waveforms


SN74AUP2G07

SCES748D-SEPTEMBER 2009-REVISED FEBRUARY 2016




www.ti.com

#### 7.2 Enable and Disable Times



TEST	S1
t <sub>PLZ</sub> /t <sub>PZL</sub>	$2 \times V_{CC}$
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V	V <sub>CC</sub> = 1.5 V ± 0.1 V	V <sub>CC</sub> = 1.8 V ± 0.15 V	$V_{CC}$ = 2.5 V $\pm$ 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V
CL	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF
V <sub>M</sub>	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2
VI	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>
$V_{\Delta}$	0.1 V	0.1 V	0.1 V	0.15 V	0.15 V	0.3 V



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>/t<sub>f</sub> = 3 ns.
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G. All parameters and waveforms are not applicable to all devices.

#### Figure 4. Load Circuit and Voltage Waveforms




### 8 Detailed Description

#### 8.1 Overview

The SN74AUP2G07 device is a dual buffer gate with open-drain outputs that operate from 0.8 V to 3.6 V. The output of this dual buffer/driver is open-drain, and can be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The  $I_{off}$  feature also allows for live insertion.

### 8.2 Functional Block Diagram



#### 8.3 Feature Description

- Wide operating V<sub>CC</sub> range of 0.8 V to 3.6 V
- 3.6-V I/O tolerant to support down translation
- Input hysteresis allows slow input transition and better switching noise immunity at the input
- $I_{off}$  feature allows voltages on the inputs and outputs when  $V_{CC}$  is 0 V
- Low noise due to slower edge rates

#### 8.4 Device Functional Modes

Table 1 is the function table for SN74AUP2G07.

INPUT A	OUTPUT Y
Н	H/Z
L	L

12

# 9 Application and Implementation

### 9.1 Application Information

The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable applications. This family ensures very low static and dynamic power consumption across the entire  $V_{CC}$  range of 0.8 V to 3.6 V, resulting in increased battery life. This product also maintains excellent signal integrity. It has a small amount of hysteresis built in, allowing for slower or noisy input signals. The lowered drive produces slower edges and prevents overshoot and undershoot on the outputs.

## 9.2 Typical Application




Figure 5. Typical Application Schematic


### 9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits.

### 9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
  - For rise time and fall time specifications, see  $\Delta t/\Delta V$  in the *Recommended Operating Conditions* table.
  - For specified high and low levels. See  $V_{IH}$  and  $V_{IL}$  in the *Recommended Operating Conditions* table.
  - Inputs are overvoltage tolerant allowing them to go as high as 3.6 V at any valid V<sub>CC</sub>.
- 2. Recommend Output Conditions:
  - Load currents should not exceed 20 mA on the output and 50 mA total for the part.

### 9.2.3 Application Curves



The AUP family of single gate logic makes excellent translators for the new lower voltage microprocessors that typically are powered from 0.8 V to 1.2 V. They can drop the voltage of peripheral drivers and accessories that are still powered by 3.3 V to the new uC power levels.

FXAS



### **10** Power Supply Recommendations

The power supply can be any voltage between the Min and Max supply voltage rating located in the *Recommended Operating Conditions* table.

Each V<sub>CC</sub> pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F is recommended; if there are multiple V<sub>CC</sub> pins, then 0.01  $\mu$ F or 0.022  $\mu$ F is recommended for each power pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1  $\mu$ F and a 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

### 11 Layout

#### 11.1 Layout Guidelines

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used, or when only 3 of the 4 buffer gates are used.

Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 8 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the I/Os, so they cannot float when disabled.

#### 11.2 Layout Example




Figure 8. Layout Diagram

# 12 Device and Documentation Support

## 12.1 Trademarks

All trademarks are the property of their respective owners.

### **12.2 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# 12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



1-Aug-2020

## **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AUP2G07DCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	(6) NIPDAU	Level-1-260C-UNLIM	-40 to 85	(H55, H5F)	Samples
SN74AUP2G07DRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	H5	Samples
SN74AUP2G07DSFR	ACTIVE	SON	DSF	6	5000	Green (RoHS & no Sb/Br)	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	H5	Samples
SN74AUP2G07YFPR	ACTIVE	DSBGA	YFP	6	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	HVN	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



1-Aug-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUP2G07DCKR	SC70	DCK	6	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AUP2G07DCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74AUP2G07DRYR	SON	DRY	6	5000	180.0	9.5	1.15	1.6	0.75	4.0	8.0	Q1
SN74AUP2G07DSFR	SON	DSF	6	5000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
SN74AUP2G07YFPR	DSBGA	YFP	6	3000	178.0	9.2	0.89	1.29	0.62	4.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

24-Jul-2020



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUP2G07DCKR	SC70	DCK	6	3000	180.0	180.0	18.0
SN74AUP2G07DCKR	SC70	DCK	6	3000	180.0	180.0	18.0
SN74AUP2G07DRYR	SON	DRY	6	5000	184.0	184.0	19.0
SN74AUP2G07DSFR	SON	DSF	6	5000	184.0	184.0	19.0
SN74AUP2G07YFPR	DSBGA	YFP	6	3000	220.0	220.0	35.0

# **GENERIC PACKAGE VIEW**

# USON - 0.6 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4207181/G

# **DRY0006A**



# **PACKAGE OUTLINE**

# USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.



# DRY0006A

# **EXAMPLE BOARD LAYOUT**

# USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).



# DRY0006A

# **EXAMPLE STENCIL DESIGN**

# USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-203 variation AB.



# LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



# **YFP0006**



# **PACKAGE OUTLINE**

# DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.




# YFP0006

# **EXAMPLE BOARD LAYOUT**

# DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



# YFP0006

# **EXAMPLE STENCIL DESIGN**

# DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.




# **DSF0006A**



# **PACKAGE OUTLINE**

# X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing Per ASME Y14.5M.
  This drawing is subject to change without notice.
  Reference JEDEC registration MO-287, variation X2AAF.




# **DSF0006A**

# **EXAMPLE BOARD LAYOUT**

# X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



# **DSF0006A**

# **EXAMPLE STENCIL DESIGN**

# X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated