

56F826

Data Sheet

Preliminary Technical Data

56F800
16-bit Digital Signal Controllers


DSP56F826
Rev. 14
01/2007

freescale.com



56F826 General Description

- Up to 40 MIPS at 80MHz core frequency
- DSP and MCU functionality in a unified, C-efficient architecture
- Hardware DO and REP loops
- MCU-friendly instruction set supports both DSP and controller functions: MAC, bit manipulation unit, 14 addressing modes
- 31.5K × 16-bit words (64KB) Program Flash
- 512 × 16-bit words (1KB) Program RAM
- 2K × 16-bit words (4KB) Data Flash
- 4K × 16-bit words (8KB) Data RAM
- 2K × 16-bit words (4KB) BootFLASH
- Up to 64K × 16-bit words each of external memory expansion for Program and Data memory
- One Serial Port Interface (SPI)
- One additional SPI or two optional Serial Communication Interfaces (SCI)
- One Synchronous Serial Interface (SSI)
- One General Purpose Quad Timer
- JTAG/OnCE™ for debugging
- 100-pin LQFP Package
- 16 dedicated and 30 shared GPIO
- Time-of-Day (TOD) Timer



56F826 Block Diagram

Part 1 Overview

1.1 56F826 Features

1.1.1 Processing Core

- Efficient 16-bit 56800 family controller engine with dual Harvard architecture
- As many as 40 Million Instructions Per Second (MIPS) at 80MHz core frequency
- Single-cycle 16×16 -bit parallel Multiplier-Accumulator (MAC)
- Two 36-bit accumulators, including extension bits
- 16-bit bidirectional barrel shifter
- Parallel instruction set with unique processor addressing modes
- Hardware DO and REP loops
- Three internal address buses and one external address bus
- Four internal data buses and one external data bus
- Instruction set supports both DSP and controller functions
- Controller-style addressing modes and instructions for compact code
- Efficient C Compiler and local variable support
- Software subroutine and interrupt stack with depth limited only by memory
- JTAG/OnCE Debug Programming Interface

1.1.2 Memory

- Harvard architecture permits as many as three simultaneous accesses to Program and Data memory
- On-chip memory including a low-cost, high-volume Flash solution
 - $31.5K \times 16$ -bit words of Program Flash
 - 512×16 -bit words of Program RAM
 - $2K \times 16$ -bit words of Data Flash
 - $4K \times 16$ -bit words of Data RAM
 - $2K \times 16$ -bit words of BootFLASH
- Off-chip memory expansion capabilities programmable for 0, 4, 8, or 12 wait states
 - As much as $64K \times 16$ -bit Data memory
 - As much as $64K \times 16$ -bit Program memory

1.1.3 Peripheral Circuits for 56F826

- One General Purpose Quad Timer totalling 7 pins
- One Serial Peripheral Interface with 4 pins (or four additional GPIO lines)
- One Serial Peripheral Interface, or multiplexed with two Serial Communications Interfaces totalling 4 pins
- Synchronous Serial Interface (SSI) with configurable six-pin port (or six additional GPIO lines)

- Sixteen (16) dedicated General Purpose I/O (GPIO) pins
- Thirty (30) shared General Purpose I/O (GPIO) pins
- Computer-Operating Properly (COP) Watchdog timer
- Two external interrupt pins
- External reset pin for hardware reset
- JTAG/On-Chip Emulation (OnCE™) for unobtrusive, processor speed-independent debugging
- Software-programmable, Phase Locked Loop-based frequency synthesizer for the controller core clock
- Fabricated in high-density EMOS with 5V-tolerant, TTL-compatible digital inputs
- One Time of Day module

1.1.4 Energy Information

- Dual power supply, 3.3V and 2.5V
- Wait and Multiple Stop modes available

1.2 56F826 Description

The 56F826 is a member of the 56800 core-based family of processors. It combines, on a single chip, the processing power of a DSP and the functionality of a microcontroller with a flexible set of peripherals to create an extremely cost-effective solution for general purpose applications. Because of its low cost, configuration flexibility, and compact program code, the 56F826 is well-suited for many applications. The 56F826 includes many peripherals that are especially useful for applications such as: noise suppression, ID tag readers, sonic/subsonic detectors, security access devices, remote metering, sonic alarms, POS terminals, feature phones.

The 56800 core is based on a Harvard-style architecture consisting of three execution units operating in parallel, allowing as many as six operations per instruction cycle. The microprocessor-style programming model and optimized instruction set allow straightforward generation of efficient, compact code for both DSP and MCU applications. The instruction set is also highly efficient for C/C++ Compilers to enable rapid development of optimized control applications.

The 56F826 supports program execution from either internal or external memories. Two data operands can be accessed from the on-chip Data RAM per instruction cycle. The 56F826 also provides two external dedicated interrupt lines, and up to 46 General Purpose Input/Output (GPIO) lines, depending on peripheral configuration.

The 56F826 controller includes 31.5K words (16-bit) of Program Flash and 2K words of Data Flash (each programmable through the JTAG port) with 512 words of Program RAM, and 4K words of Data RAM. It also supports program execution from external memory.

The 56F826 incorporates a total of 2K words of Boot Flash for easy customer-inclusion of field-programmable software routines that can be used to program the main Program and Data Flash memory areas. Both Program and Data Flash memories can be independently bulk-erased or erased in page sizes of 256 words. The Boot Flash memory can also be either bulk- or page-erased.

This controller also provides a full set of standard programmable peripherals including one Synchronous Serial Interface (SSI), one Serial Peripheral Interface (SPI), the option to select a second SPI or two Serial Communications Interfaces (SCIs), and one Quad Timer. The SSI, SPI, and Quad Timer can be used as General Purpose Input/Outputs (GPIOs) if a timer function is not required.

1.3 Award-Winning Development Environment

- Processor Expert™ (PE) provides a Rapid Application Design (RAD) tool that combines easy-to-use component-based software application creation with an expert knowledge system.
- The Code Warrior Integrated Development Environment is a sophisticated tool for code navigation, compiling, and debugging. A complete set of evaluation modules (EVMs) and development system cards will support concurrent engineering. Together, PE, Code Warrior and EVMs create a complete, scalable tools solution for easy, fast, and efficient development.

1.4 Product Documentation

The four documents listed in **Table 1-1** are required for a complete description and proper design with the 56F826. Documentation is available from local Freescale distributors, Freescale Semiconductor sales offices, Freescale Literature Distribution Centers, or online at www.freescale.com.

Table 1-1 56F826 Chip Documentation

Topic	Description	Order Number
56800E Family Manual	Detailed description of the 56800 family architecture, and 16-bit core processor and the instruction set	56800EFM
DSP56F826/F827 User's Manual	Detailed description of memory, peripherals, and interfaces of the 56F826 and 56F827	DSP56F826-827UM
56F826 Technical Data Sheet	Electrical and timing specifications, pin descriptions, and package descriptions (this document)	DSP56F826
56F826 Product Brief	Summary description and block diagram of the 56F826 core, memory, peripherals and interfaces	DSP56F826PB
56F826 Errata	Details any chip issues that might be present	DSP56F826E

1.5 Data Sheet Conventions

This data sheet uses the following conventions:

OVERBAR This is used to indicate a signal that is active when pulled low. For example, the $\overline{\text{RESET}}$ pin is active when low.

“asserted” A high true (active high) signal is high or a low true (active low) signal is low.

“deasserted” A high true (active high) signal is low or a low true (active low) signal is high.

Examples:	Signal/Symbol	Logic State	Signal State	Voltage ¹
	$\overline{\text{PIN}}$	True	Asserted	$V_{\text{IL}}/V_{\text{OL}}$
	$\overline{\text{PIN}}$	False	Deasserted	$V_{\text{IH}}/V_{\text{OH}}$
	PIN	True	Asserted	$V_{\text{IH}}/V_{\text{OH}}$
	PIN	False	Deasserted	$V_{\text{IL}}/V_{\text{OL}}$

1. Values for V_{IL} , V_{OL} , V_{IH} , and V_{OH} are defined by individual product specifications.

Part 2 Signal/Connection Descriptions


2.1 Introduction

The input and output signals of the 56F826 are organized into functional groups, as shown in [Table 2-1](#) and as illustrated in [Figure 2-1](#). [Table 2-1](#) describes the signal or signals present on a pin.

Table 2-1 Functional Group Pin Allocations

Functional Group	Number of Pins
Power (V_{DD} , V_{DDIO} or V_{DDA})	(3,4,1)
Ground (V_{SS} , V_{SSIO} or V_{SSA})	(3,4,1)
PLL and Clock	3
Address Bus ¹	16
Data Bus ¹	16
Bus Control	4
Quad Timer Module Ports ¹	4
JTAG/On-Chip Emulation (OnCE)	6
Dedicated General Purpose Input/Output	16
Synchronous Serial Interface (SSI) Port ¹	6
Serial Peripheral Interface (SPI) Port ¹	4
Serial Communications Interface (SCI) Ports	4
Interrupt and Program Control	5

1. Alternately, GPIO pins



*Includes TCS pin, which is reserved for factory use and is tied to VSS

Figure 2-1 56F826 Signals Identified by Functional Group¹

1. Alternate pin functionality is shown in parentheses.

2.2 Signals and Package Information

All inputs have a weak internal pull-up circuit associated with them. These pull-up circuits are always enabled. Exceptions:

1. When a pin is owned by GPIO, then the pull-up may be disabled under software control.
2. TCK has a weak pull-down circuit always active.

Table 2-1 56F826 Signal and Package Information for the 100 Pin LQFP

Signal Name	Pin No.	Type	Description
V _{DD}	20	V _{DD}	Power —These pins provide power to the internal structures of the chip, and are generally connected to a 2.5V supply.
V _{DD}	64	V _{DD}	
V _{DD}	94	V _{DD}	
V _{DDA}	59	V _{DDA}	Analog Power —This pin is a dedicated power pin for the analog portion of the chip and should be connected to a low-noise 3.3V supply.
V _{DDIO}	5	V _{DDIO}	Power In/Out —These pins provide power to the I/O structures of the chip, and are generally connected to a 3.3V supply.
V _{DDIO}	30	V _{DDIO}	
V _{DDIO}	57	V _{DDIO}	
V _{DDIO}	80	V _{DDIO}	
V _{SS}	19	V _{SS}	GND —These pins provide grounding for the internal structures of the chip. All should be attached to V _{SS} .
V _{SS}	63	V _{SS}	
V _{SS}	95	V _{SS}	
V _{SSA}	60	V _{SSA}	Analog Ground —This pin supplies an analog ground.
V _{SSIO}	6	V _{SSIO}	GND In/Out —These pins provide grounding for the I/O ring on the chip. All should be attached to V _{SS} .
V _{SSIO}	31	V _{SSIO}	
V _{SSIO}	58	V _{SSIO}	
V _{SSIO}	81	V _{SSIO}	
TCS	99	Input/Output (Schmitt)	TCS —This pin is reserved for factory use. It must be tied to V _{SS} for normal use. In block diagrams, this pin is considered an additional V _{SS} .
EXTAL	61	Input	External Crystal Oscillator Input —This input should be connected to a 4MHz external crystal or ceramic resonator. For more information, please refer to Section 3.6 .

Table 2-1 56F826 Signal and Package Information for the 100 Pin LQFP (Continued)

Signal Name	Pin No.	Type	Description
XTAL (CLOCKIN)	62	Output Input	Crystal Oscillator Output —This output connects the internal crystal oscillator output to an external crystal or ceramic resonator. If an external clock source over 4MHz is used, XTAL must be used as the input and EXTAL connected to V_{SS} . For more information, please refer to Section 3.6.3 . External Clock Input —This input should be asserted when using an external clock or ceramic resonator.
CLKO	65	Output	Clock Output —This pin outputs a buffered clock signal. By programming the CLKO Select Register (CLKOSR), the user can select between outputting a version of the signal applied to XTAL and a version of the device master clock at the output of the PLL. The clock frequency on this pin can be disabled by programming the CLKO Select Register (CLKOSR).
A0 (GPIOE0)	24	Output	Address Bus —A0–A7 specify the address for external program or data memory accesses. Port E GPIO —These eight General Purpose I/O (GPIO) pins can be individually programmed as input or output pins. After reset, the default state is Address Bus.
A1 (GPIOE1)	23	Input/Output	
A2 (GPIOE2)	22		
A3 (GPIOE3)	21		
A4 (GPIOE4)	18		
A5 (GPIOE5)	17		
A6 (GPIOE6)	16		
A7 (GPIOE7)	15		

Table 2-1 56F826 Signal and Package Information for the 100 Pin LQFP (Continued)

Signal Name	Pin No.	Type	Description
A8 (GPIOA0)	14	Output	<p>Address Bus—A8–A15 specify the address for external program or data memory accesses.</p> <p>Port A GPIO—These eight General Purpose I/O (GPIO) pins can be individually programmed as input or output pins.</p> <p>After reset, the default state is Address Bus.</p>
A9 (GPIOA1)	13	Input/Output	
A10 (GPIOA2)	12		
A11 (GPIOA3)	11		
A12 (GPIOA4)	10		
A13 (GPIOA5)	9		
A14 (GPIOA6)	8		
A15 (GPIOA7)	7		
D0	34	Input/Output	<p>Data Bus— D0–D15 specify the data for external program or data memory accesses. D0–D15 are tri-stated when the external bus is inactive.</p>
D1	35		
D2	36		
D3	37		
D4	38		
D5	39		
D6	40		
D7	41		
D8	42		
D9	43		
D10	44		
D11	46		
D12	47		
D13	48		
D14	49		
D15	50		
\overline{PS}	29	Output	<p>Program Memory Select—\overline{PS} is asserted low for external program memory access.</p>
\overline{DS}	28	Output	<p>Data Memory Select—\overline{DS} is asserted low for external data memory access.</p>

Table 2-1 56F826 Signal and Package Information for the 100 Pin LQFP (Continued)

Signal Name	Pin No.	Type	Description
\overline{RD}	26	Output	Read Enable — \overline{RD} is asserted during external memory read cycles. When \overline{RD} is asserted low, pins D0–D15 become inputs and an external device is enabled onto the device data bus. When \overline{RD} is deasserted high, the external data is latched inside the device. When \overline{RD} is asserted, it qualifies the A0–A15, PS, and DS pins. \overline{RD} can be connected directly to the OE pin of a Static RAM or ROM.
\overline{WR}	27	Output	Write Enable — \overline{WR} is asserted during external memory write cycles. When \overline{WR} is asserted low, pins D0–D15 become outputs and the device puts data on the bus. When \overline{WR} is deasserted high, the external data is latched inside the external device. When \overline{WR} is asserted, it qualifies the A0–A15, PS, and DS pins. \overline{WR} can be connected directly to the WE pin of a Static RAM.
TA0 (GPIOF0)	91	Input/Output	TA0–3 —Timer A Channels 0, 1, 2, and 3 Port F GPIO —These four General Purpose I/O (GPIO) pins can be individually programmed as input or output. After reset, the default state is Quad Timer.
TA1 (GPIOF1)	90	Input/Output	
TA2 (GPIOF2)	89		
TA3 (GPIOF3)	88		
TCK	100	Input (Schmitt)	Test Clock Input —This input pin provides a gated clock to synchronize the test logic and shift serial data to the JTAG/OnCE port. The pin is connected internally to a pull-down resistor.
TMS	1	Input (Schmitt)	Test Mode Select Input —This input pin is used to sequence the JTAG TAP controller's state machine. It is sampled on the rising edge of TCK and has an on-chip pull-up resistor. Note: Always tie the TMS pin to V_{DD} through a 2.2K resistor.
TDI	2	Input (Schmitt)	Test Data Input —This input pin provides a serial input data stream to the JTAG/OnCE port. It is sampled on the rising edge of TCK and has an on-chip pull-up resistor.
TDO	3	Output	Test Data Output —This tri-statable output pin provides a serial output data stream from the JTAG/OnCE port. It is driven in the Shift-IR and Shift-DR controller states, and changes on the falling edge of TCK.
\overline{TRST}	4	Input (Schmitt)	Test Reset —As an input, a low signal on this pin provides a reset signal to the JTAG TAP controller. To ensure complete hardware reset, \overline{TRST} should be asserted whenever RESE \overline{T} is asserted. The only exception occurs in a debugging environment when a hardware device reset is required and it is necessary not to reset the JTAG/OnCE module. In this case, assert RESE \overline{T} , but do not assert \overline{TRST} . \overline{TRST} must always be asserted at power-up. Note: For normal operation, connect \overline{TRST} directly to V_{SS} . If the design is to be used in a debugging environment, \overline{TRST} may be tied to V_{SS} through a 1K resistor.
\overline{DE}	98	Output	Debug Event — \overline{DE} provides a low pulse on recognized debug events.

Table 2-1 56F826 Signal and Package Information for the 100 Pin LQFP (Continued)

Signal Name	Pin No.	Type	Description
GPIOB0	66	Input or Output	<p>Port B GPIO—These eight dedicated General Purpose I/O (GPIO) pins can be individually programmed as input or output pins.</p> <p>After reset, the default state is GPIO input.</p>
GPIOB1	67		
GPIOB2	68		
GPIOB3	69		
GPIOB4	70		
GPIOB5	71		
GPIOB6	72		
GPIOB7	73		
GPIOD0	74	Input or Output	<p>Port D GPIO—These eight dedicated GPIO pins can be individually programmed as an input or output pins.</p> <p>After reset, the default state is GPIO input.</p>
GPIOD1	75		
GPIOD2	76		
GPIOD3	77		
GPIOD4	78		
GPIOD5	79		
GPIOD6	82		
GPIOD7	83		
SRD (GPIOC0)	51	Input/Output Input/Output	<p>SSI Receive Data (SRD)—This input pin receives serial data and transfers the data to the SSI Receive Shift Receiver.</p> <p>Port C GPIO—This is a General Purpose I/O (GPIO) pin with the capability of being individually programmed as input or output.</p> <p>After reset, the default state is GPIO input.</p>
SRFS (GPIOC1)	52	Input/ Output Input/Output	<p>SSI Serial Receive Frame Sync (SRFS)—This bidirectional pin is used by the receive section of the SSI as frame sync I/O or flag I/O. The STFS can be used only by the receiver. It is used to synchronize data transfer and can be an input or an output.</p> <p>Port C GPIO—This is a General Purpose I/O (GPIO) pin with the capability of being individually programmed as input or output.</p> <p>After reset, the default state is GPIO input.</p>

Table 2-1 56F826 Signal and Package Information for the 100 Pin LQFP (Continued)

Signal Name	Pin No.	Type	Description
SRCK (GPIOC2)	53	Input/Output Input/Output	SSI Serial Receive Clock (SRCK) —This bidirectional pin provides the serial bit rate clock for the Receive section of the SSI. The clock signal can be continuous or gated and can be used by both the transmitter and receiver in synchronous mode. Port C GPIO —This is a General Purpose I/O (GPIO) pin with the capability of being individually programmed as input or output. After reset, the default state is GPIO input.
STD (GPIOC3)	54	Output Input/Output	SSI Transmit Data (STD) —This output pin transmits serial data from the SSI Transmitter Shift Register. Port C GPIO —This is a General Purpose I/O (GPIO) pin with the capability of being individually programmed as input or output. After reset, the default state is GPIO input.
STFS (GPIOC4)	55	Input Input/Output	SSI Serial Transmit Frame Sync (STFS) —This bidirectional pin is used by the Transmit section of the SSI as frame sync I/O or flag I/O. The STFS can be used by both the transmitter and receiver in synchronous mode. It is used to synchronize data transfer and can be an input or output pin. Port C GPIO —This is a General Purpose I/O (GPIO) pin with the capability of being individually programmed as input or output. After reset, the default state is GPIO input.
STCK (GPIOC5)	56	Input/ Output Input/Output	SSI Serial Transmit Clock (STCK) —This bidirectional pin provides the serial bit rate clock for the transmit section of the SSI. The clock signal can be continuous or gated. It can be used by both the transmitter and receiver in synchronous mode. Port C GPIO —This is a General Purpose I/O (GPIO) pin with the capability of being individually programmed as input or output. After reset, the default state is GPIO input.
SCLK (GPIOF4)	84	Input/Output Input/Output	SPI Serial Clock —In master mode, this pin serves as an output, clocking slaved listeners. In slave mode, this pin serves as the data clock input. Port F GPIO —This General Purpose I/O (GPIO) pin can be individually programmed as input or output. After reset, the default state is SCLK.
MOSI (GPIOF5)	85	Input/Output Input/Output	SPI Master Out/Slave In (MOSI) —This serial data pin is an output from a master device and an input to a slave device. The master device places data on the MOSI line a half-cycle before the clock edge that the slave device uses to latch the data. Port F GPIO —This General Purpose I/O (GPIO) pin can be individually programmed as input or output.

Table 2-1 56F826 Signal and Package Information for the 100 Pin LQFP (Continued)

Signal Name	Pin No.	Type	Description
MISO (GPIOF6)	86	Input/Output Input/Output	<p>SPI Master In/Slave Out (MISO)—This serial data pin is an input to a master device and an output from a slave device. The MISO line of a slave device is placed in the high-impedance state if the slave device is not selected.</p> <p>Port F GPIO—This General Purpose I/O (GPIO) pin can be individually programmed as input or output.</p> <p>After reset, the default state is MISO.</p>
\overline{SS} (GPIOF7)	87	Input Input/Output	<p>SPI Slave Select—In master mode, this pin is used to arbitrate multiple masters. In slave mode, this pin is used to select the slave.</p> <p>Port F GPIO—This General Purpose I/O (GPIO) pin can be individually programmed as input or output.</p> <p>After reset, the default state is \overline{SS}.</p>
TXD0 (SCLK0)	97	Output Input/Output	<p>Transmit Data (TXD0)—transmit data output</p> <p>SPI Serial Clock—In master mode, this pin serves as an output, clocking slaved listeners. In slave mode, this pin serves as the data clock input.</p> <p>After reset, the default state is SCI output.</p>
RXD0 (MOSI0)	96	Input Input/Output	<p>Receive Data (RXD0)— receive data input</p> <p>SPI Master Out/Slave In—This serial data pin is an output from a master device, and an input to a slave device. The master device places data on the MOSI line one half-cycle before the clock edge the slave device uses to latch the data.</p> <p>After reset, the default state is SCI input.</p>
TXD1 (MISO0)	93	Output Input/Output	<p>Transmit Data (TXD1)—transmit data output</p> <p>SPI Master In/Slave Out—This serial data pin is an input to a master device and an output from a slave device. The MISO line of a slave device is placed in the high-impedance state if the slave device is not selected.</p> <p>After reset, the default state is SCI output.</p>
RXD1 $\overline{(SS0)}$	92	Input (Schmitt) Input	<p>Receive Data (RXD1)— receive data input</p> <p>SPI Slave Select—In master mode, this pin is used to arbitrate multiple masters. In slave mode, this pin is used to select the slave.</p> <p>After reset, the default state is SCI input.</p>

Table 2-1 56F826 Signal and Package Information for the 100 Pin LQFP (Continued)

Signal Name	Pin No.	Type	Description
$\overline{\text{IRQA}}$	32	Input (Schmitt)	<p>External Interrupt Request A—The $\overline{\text{IRQA}}$ input is a synchronized external interrupt request that indicates that an external device is requesting service. It can be programmed to be level-sensitive or negative-edge-triggered. If level-sensitive triggering is selected, an external pull-up resistor is required for wired-OR operation.</p> <p>If the processor is in the Stop state and $\overline{\text{IRQA}}$ is asserted, the processor will exit the Stop state.</p>
$\overline{\text{IRQB}}$	33	Input (Schmitt)	<p>External Interrupt Request B—The $\overline{\text{IRQB}}$ input is an external interrupt request that indicates that an external device is requesting service. It can be programmed to be level-sensitive or negative-edge-triggered. If level-sensitive triggering is selected, an external pull-up resistor is required for wired-OR operation.</p>
$\overline{\text{RESET}}$	45	Input (Schmitt)	<p>Reset—This input is a direct hardware reset on the processor. When $\overline{\text{RESET}}$ is asserted low, the device is initialized and placed in the Reset state. A Schmitt trigger input is used for noise immunity. When the $\overline{\text{RESET}}$ pin is deasserted, the initial chip operating mode is latched from the external boot pin. The internal reset signal will be deasserted synchronous with the internal clocks, after a fixed number of internal clocks.</p> <p>To ensure complete hardware reset, $\overline{\text{RESET}}$ and $\overline{\text{TRST}}$ should be asserted together. The only exception occurs in a debugging environment when a hardware device reset is required and it is necessary not to reset the OnCE/JTAG module. In this case, assert $\overline{\text{RESET}}$, but do not assert $\overline{\text{TRST}}$.</p>
EXTBOOT	25	Input (Schmitt)	<p>External Boot—This input is tied to V_{DD} to force device to boot from off-chip memory. Otherwise, it is tied to ground.</p>

Part 3 Specifications

3.1 General Characteristics

The 56F826 is fabricated in high-density CMOS with 5V-tolerant TTL-compatible digital inputs. The term “5V-tolerant” refers to the capability of an I/O pin, built on a 3.3V-compatible process technology, to withstand a voltage up to 5.5V without damaging the device. Many systems have a mixture of devices designed for 3.3V and 5V power supplies. In such systems, a bus may carry both 3.3V- and 5V-compatible I/O voltage levels. A standard 3.3V I/O is designed to receive a maximum voltage of $3.3V \pm 10\%$ during normal operation without causing damage. This 5V-tolerant capability, therefore, offers the power savings of 3.3V I/O levels while being able to receive 5V levels without being damaged.

Absolute maximum ratings given in [Table 3-1](#) are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond these ratings may affect device reliability or cause permanent damage to the device.

The 56F826 DC/AC electrical specifications are preliminary and are from design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. Finalized specifications will be published after complete characterization and device qualifications have been completed.

CAUTION

This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, normal precautions are advised to avoid application of any voltages higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate voltage level.

Table 3-1 Absolute Maximum Ratings

Characteristic	Symbol	Min	Max	Unit
Supply voltage, core	V_{DD}^1	$V_{SS} - 0.3$	$V_{SS} + 3.0$	V
Supply voltage, IO Supply voltage, Analog	V_{DDIO}^2 V_{DDA}^2	$V_{SSIO} - 0.3$ $V_{SSA} - 0.3$	$V_{SSIO} + 4.0$ $V_{SSA} + 4.0$	V
Digital input voltages Analog input voltages - XTAL, EXTAL	V_{IN} V_{INA}	$V_{SSIO} - 0.3$ $V_{SSA} - 0.3$	$V_{SSIO} + 5.5$ $V_{DDA} + 0.3$	V
Voltage difference V_{DD} to V_{DD_IO} , V_{DDA}	ΔV_{DD}	-0.3	0.3	V
Voltage difference V_{SS} to V_{SS_IO} , V_{SSA}	ΔV_{SS}	-0.3	0.3	V
Current drain per pin excluding V_{DD} , V_{SS} , V_{DDA} , V_{SSA} , V_{DDIO} , V_{SSIO}	I	—	10	mA
Junction temperature	T_J	—	150	°C
Storage temperature range	T_{STG}	-55	150	°C

- V_{DD} must not exceed V_{DDIO}
- V_{DDIO} and V_{DDA} must not differ by more than 0.5V

Table 3-2 Recommended Operating Conditions

Characteristic	Symbol	Min	Typ	Max	Unit
Supply voltage, core	V_{DD}	2.25	2.5	2.75	V
Supply Voltage, IO and analog	V_{DDIO}, V_{DDA}	3.0	3.3	3.6	V
Voltage difference V_{DD} to V_{DD_IO} , V_{DDA}	ΔV_{DD}	-0.1	-	0.1	V
Voltage difference V_{SS} to V_{SS_IO} , V_{SSA}	ΔV_{SS}	-0.1	-	0.1	V
Ambient operating temperature	T_A	-40	-	85	°C

Table 3-3 Thermal Characteristics⁶

Characteristic	Comments	Symbol	Value	Unit	Notes
			100-pin LQFP		
Junction to ambient Natural convection		$R_{\theta JA}$	48.3	°C/W	2
Junction to ambient (@1m/sec)		$R_{\theta JMA}$	43.9	°C/W	2
Junction to ambient Natural convection	Four layer board (2s2p)	$R_{\theta JMA}$ (2s2p)	40.7	°C/W	1,2
Junction to ambient (@1m/sec)	Four layer board (2s2p)	$R_{\theta JMA}$	38.6	°C/W	1,2
Junction to case		$R_{\theta JC}$	13.5	°C/W	3
Junction to center of case		Ψ_{JT}	1.0	°C/W	4, 5
I/O pin power dissipation		$P_{I/O}$	User Determined	W	
Power dissipation		P_D	$P_D = (I_{DD} \times V_{DD} + P_{I/O})$	W	
Junction to center of case		$P_{D_{MAX}}$	$(T_J - T_A) / R_{\theta JA}$	W	7

Notes:

1. Theta-JA determined on 2s2p test boards is frequently lower than would be observed in an application. Determined on 2s2p thermal test board.
2. Junction to ambient thermal resistance, Theta-JA ($R_{\theta JA}$) was simulated to be equivalent to the JEDEC specification JESD51-2 in a horizontal configuration in natural convection. Theta-JA was also simulated on a thermal test board with two internal planes (2s2p, where “s” is the number of signal layers and “p” is the number of planes) per JESD51-6 and JESD51-7. The correct name for Theta-JA for forced convection or with the non-single layer boards is Theta-JMA.
3. Junction to case thermal resistance, Theta-JC ($R_{\theta JC}$), was simulated to be equivalent to the measured values using the cold plate technique with the cold plate temperature used as the “case” temperature. The basic cold plate measurement technique is described by MIL-STD 883D, Method 1012.1. This is the correct thermal metric to use to calculate thermal performance when the package is being used with a heat sink.
4. Thermal Characterization Parameter, Psi-JT (Ψ_{JT}), is the “resistance” from junction to reference point thermocouple on top center of case as defined in JESD51-2. Ψ_{JT} is a useful value to use to estimate junction temperature in steady state customer environments.
5. Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
6. See Section 5.1 for more details on thermal design considerations.
7. T_J = Junction Temperature
 T_A = Ambient Temperature

3.2 DC Electrical Characteristics

Table 3-4 DC Electrical Characteristics

Operating Conditions: $V_{SSIO}=V_{SS}=V_{SSA}=0V$, $V_{DDA}=V_{DDIO}=3.0-3.6V$, $V_{DD}=2.25-2.75V$, $T_A=-40^{\circ}$ to $+85^{\circ}C$, $C_L \leq 50pF$, $f_{op} = 80MHz$

Characteristic	Symbol	Min	Typ	Max	Unit
Input high voltage (XTAL/EXTAL)	V_{IHC}	2.25	—	3.6	V
Input low voltage (XTAL/EXTAL)	V_{ILC}	0	—	0.5	V
Input high voltage (Schmitt trigger inputs) ¹	V_{IHS}	2.2	—	5.5	V
Input low voltage (Schmitt trigger inputs) ¹	V_{ILS}	-0.3	—	0.8	V
Input high voltage (all other digital inputs)	V_{IH}	2.0	—	5.5	V
Input low voltage (all other digital inputs)	V_{IL}	-0.3	—	0.8	V
Input current high (pull-up/pull-down resistors disabled, $V_{IN}=V_{DD}$)	I_{IH}	-1	—	1	μA
Input current low (pull-up/pull-down resistors disabled, $V_{IN}=V_{SS}$)	I_{IL}	-1	—	1	μA
Input current high (with pull-up resistor, $V_{IN}=V_{DD}$)	I_{IHPU}	-1	—	1	μA
Input current low (with pull-up resistor, $V_{IN}=V_{SS}$)	I_{ILPU}	-210	—	-50	μA
Input current high (with pull-down resistor, $V_{IN}=V_{DD}$)	I_{IHPD}	20	—	180	μA
Input current low (with pull-down resistor, $V_{IN}=V_{SS}$)	I_{ILPD}	-1	—	1	μA
Nominal pull-up or pull-down resistor value	R_{PU}, R_{PD}		30		$K\Omega$
Output tri-state current low	I_{OZL}	-10	—	10	μA
Output tri-state current high	I_{OZH}	-10	—	10	μA
Input current high (analog inputs, $V_{IN}=V_{DDA}$) ²	I_{IHA}	-15	—	15	μA
Input current low (analog inputs, $V_{IN}=V_{SSA}$) ²	I_{ILA}	-15	—	15	μA
Output High Voltage (at IOH)	V_{OH}	$V_{DD} - 0.7$	—	—	V
Output Low Voltage (at IOL)	V_{OL}	—	—	0.4	V
Output source current	I_{OH}	4	—	—	mA
Output sink current	I_{OL}	4	—	—	mA
PWM pin output source current ³	I_{OHP}	10	—	—	mA
PWM pin output sink current ⁴	I_{OLP}	16	—	—	mA

Table 3-4 DC Electrical Characteristics (Continued)

Operating Conditions: $V_{SSIO}=V_{SS}=V_{SSA}=0V$, $V_{DDA}=V_{DDIO}=3.0-3.6V$, $V_{DD}=2.25-2.75V$, $T_A=-40^{\circ}$ to $+85^{\circ}C$, $C_L \leq 50pF$, $f_{op}=80MHz$

Characteristic	Symbol	Min	Typ	Max	Unit
Input capacitance	C_{IN}	—	8	—	pF
Output capacitance	C_{OUT}	—	12	—	pF
V_{DD} supply current	I_{DDT}^5				
Run ⁶		—	47	75	mA
Wait ⁷		—	21	36	mA
Stop		—	2	8	mA
Low Voltage Interrupt, V_{DDIO} power supply ⁸	V_{EIO}	2.4	2.7	3.0	V
Low Voltage Interrupt, V_{DD} power supply ⁹	V_{EIC}	2.0	2.2	2.4	V
Power on Reset ¹⁰	V_{POR}	—	1.7	2.0	V

- Schmitt Trigger inputs are: EXTBOOT, \overline{IRQA} , \overline{IRQB} , \overline{RESET} , TCS, TCK, \overline{TRST} , TMS, TDI and RXD1
- Analog inputs are: ANA[0:7], XTAL and EXTAL. Specification assumes ADC is not sampling.
- PWM pin output source current measured with 50% duty cycle.
- PWM pin output sink current measured with 50% duty cycle.
- $I_{DDT} = I_{DD} + I_{DDA}$ (Total supply current for $V_{DD} + V_{DDA}$)
- Run (operating) I_{DD} measured using 4MHz clock source. All inputs 0.2V from rail; outputs unloaded. All ports configured as inputs; measured with all modules enabled.
- Wait I_{DD} measured using external square wave clock source ($f_{osc} = 4MHz$) into XTAL; all inputs 0.2V from rail; no DC loads; less than 50pF on all outputs. $C_L = 20pF$ on EXTAL; all ports configured as inputs; EXTAL capacitance linearly affects wait I_{DD} ; measured with PLL enabled.
- This low-voltage interrupt monitors the V_{DDIO} power supply. If V_{DDIO} drops below V_{EIO} , an interrupt is generated. Functionality of the device is guaranteed under transient conditions when $V_{DDIO} \geq V_{EIO}$ (between the minimum specified V_{DDIO} and the point when the V_{EIO} interrupt is generated).
- This low-voltage interrupt monitors the V_{DD} power supply. If V_{DDIO} drops below V_{EIC} , an interrupt is generated. Functionality of the device is guaranteed under transient conditions when $V_{DD} \geq V_{EIC}$ (between the minimum specified V_{DD} and the point when the V_{EIC} interrupt is generated).
- Power-on reset occurs whenever the V_{DD} power supply drops below V_{POR} . While power is ramping up, this signal remains active for as long as V_{DD} is below V_{POR} no matter how long the ramp-up rate is.





Figure 3-1 Maximum Run IDD vs. Frequency (see Note 6. in Table 3-4)

3.3 Supply Voltage Sequencing and Separation Cautions

Figure 3-2 shows two situations to avoid in sequencing the V_{DD} and V_{DDIO} , V_{DDA} supplies.



- Notes:
1. V_{DD} rising before V_{DDIO} , V_{DDA}
 2. V_{DDIO} , V_{DDA} rising much faster than V_{DD}

Figure 3-2 Supply Voltage Sequencing and Separation Cautions

V_{DD} should not be allowed to rise early (1). This is usually avoided by running the regulator for the V_{DD} supply (2.5V) from the voltage generated by the 3.3V V_{DDIO} supply, see **Figure 3-3**. This keeps V_{DD} from rising faster than V_{DDIO} .

V_{DD} should not rise so late that a large voltage difference is allowed between the two supplies (2). Typically this situation is avoided by using external discrete diodes in series between supplies, as shown in **Figure 3-3**. The series diodes forward bias when the difference between V_{DDIO} and V_{DD} reaches approximately 1.4, causing V_{DD} to rise as V_{DDIO} ramps up. When the V_{DD} regulator begins proper operation, the difference between supplies will typically be 0.8V and conduction through the diode chain reduces to essentially leakage current. During supply sequencing, the following general relationship should be adhered to:

$$V_{DDIO} \geq V_{DD} \geq (V_{DDIO} - 1.4V)$$

In practice, V_{DDA} is typically connected directly to V_{DDIO} with some filtering.





Figure 3-3 Example Circuit to Control Supply Sequencing

3.4 AC Electrical Characteristics

Timing waveforms in **Section 3.4** are tested using the V_{IL} and V_{IH} levels specified in the DC Characteristics table. The levels of V_{IH} and V_{IL} for an input signal are shown in **Figure 3-4**.



Note: The midpoint is $V_{IL} + (V_{IH} - V_{IL})/2$.

Figure 3-4 Input Signal Measurement References

Figure 3-5 shows the definitions of the following signal states:

- Active state, when a bus or signal is driven, and enters a low impedance state
- Tri-stated, when a bus or signal is placed in a high impedance state
- Data Valid state, when a signal level has reached V_{OL} or V_{OH}
- Data Invalid state, when a signal level is in transition between V_{OL} and V_{OH}




Figure 3-5 Signal States

3.5 Flash Memory Characteristics

Table 3-5 Flash Memory Truth Table

Mode	XE ¹	YE ²	SE ³	OE ⁴	PROG ⁵	ERASE ⁶	MAS1 ⁷	NVSTR ⁸
Standby	L	L	L	L	L	L	L	L
Read	H	H	H	H	L	L	L	L
Word Program	H	H	L	L	H	L	L	H
Page Erase	H	L	L	L	L	H	L	H
Mass Erase	H	L	L	L	L	H	H	H

1. X address enable, all rows are disabled when XE = 0
2. Y address enable, YMUX is disabled when YE = 0
3. Sense amplifier enable
4. Output enable, tri-state Flash data out bus when OE = 0
5. Defines program cycle
6. Defines erase cycle
7. Defines mass erase cycle, erase whole block
8. Defines non-volatile store cycle

Table 3-6 IFREN Truth Table

Mode	IFREN = 1	IFREN = 0
Read	Read information block	Read main memory block
Word program	Program information block	Program main memory block
Page erase	Erase information block	Erase main memory block
Mass erase	Erase both block	Erase main memory block

Table 3-7 Flash Timing Parameters

Operating Conditions: $V_{SS} = V_{SSA} = 0\text{ V}$, $V_{DD} = V_{DDA} = 3.0\text{--}3.6\text{ V}$, $T_A = -40^\circ\text{ to }+85^\circ\text{C}$, $C_L \leq 50\text{ pF}$

Characteristic	Symbol	Min	Typ	Max	Unit	Figure
Program time	T_{prog}^*	20	–	–	us	Figure 3-6
Erase time	T_{erase}^*	20	–	–	ms	Figure 3-7
Mass erase time	T_{me}^*	100	–	–	ms	Figure 3-8
Endurance ¹	E_{CYC}	10,000	20,000	–	cycles	
Data Retention ¹	D_{RET}	10	30	–	years	

The following parameters should only be used in the Manual Word Programming Mode

PROG/ERASE to NVSTR set up time	T_{nvst}^*	–	5	–	us	Figure 3-6, Figure 3-7, Figure 3-8
NVSTR hold time	T_{nvh}^*	–	5	–	us	Figure 3-6, Figure 3-7
NVSTR hold time (mass erase)	T_{nvh1}^*	–	100	–	us	Figure 3-8
NVSTR to program set up time	T_{pgs}^*	–	10	–	us	Figure 3-6
Recovery time	T_{rcv}^*	–	1	–	us	Figure 3-6, Figure 3-7, Figure 3-8
Cumulative program HV period ²	T_{hv}	–	3	–	ms	Figure 3-6
Program hold time ³	T_{pgh}	–	–	–		Figure 3-6
Address/data set up time ³	T_{ads}	–	–	–		Figure 3-6
Address/data hold time ³	T_{adh}	–	–	–		Figure 3-6

1. One cycle is equal to an erase program and read.

2. T_{hv} is the cumulative high voltage programming time to the same row before next erase. The same address cannot be programmed twice before next erase.

3. Parameters are guaranteed by design in smart programming mode and must be one cycle or greater.

*The Flash interface unit provides registers for the control of these parameters.




Figure 3-6 Flash Program Cycle




Figure 3-7 Flash Erase Cycle




Figure 3-8 Flash Mass Erase Cycle

3.6 External Clock Operation

The 56F826 system clock can be derived from a crystal or an external system clock signal. To generate a reference frequency using the internal oscillator, a reference crystal must be connected between the EXTAL and XTAL pins.

3.6.1 Crystal Oscillator

The internal oscillator is also designed to interface with a parallel-resonant crystal resonator in the frequency range specified for the external crystal in [Table 3-9](#). A recommended crystal oscillator circuit is shown in [Figure 3-9](#). Follow the crystal supplier's recommendations when selecting a crystal, because crystal parameters determine the component values required to provide maximum stability and reliable start-up. The crystal and associated components should be mounted as close as possible to the EXTAL and XTAL pins to minimize output distortion and start-up stabilization time. The internal 56F82x oscillator circuitry is designed to have no external load capacitors present. As shown in [Figure 3-9](#), no external load capacitors should be used.

The 56F80x components internally are modeled as a parallel resonant oscillator circuit to provide a capacitive load on each of the oscillator pins (XTAL and EXTAL) of 10pF to 13pF over temperature and process variations. Using a typical value of internal capacitance on these pins of 12pF and a value of 3pF

as a typical circuit board trace capacitance the parallel load capacitance presented to the crystal is 9pF as determined by the following equation:

$$C_L = \frac{C_{L1} * C_{L2}}{C_{L1} + C_{L2}} + C_s = \frac{12 * 12}{12 + 12} + 3 = 6 + 3 = 9\text{pF}$$

This is the value load capacitance that should be used when selecting a crystal and determining the actual frequency of operation of the crystal oscillator circuit.




Figure 3-9 Connecting to a Crystal Oscillator Circuit

3.6.2 Ceramic Resonator

It is also possible to drive the internal oscillator with a ceramic resonator, assuming the overall system design can tolerate the reduced signal integrity. A typical ceramic resonator circuit is shown in [Figure 3-10](#). Refer to supplier's recommendations when selecting a ceramic resonator and associated components. The resonator and components should be mounted as close as possible to the EXTAL and XTAL pins. The internal 56F82x oscillator circuitry is designed to have no external load capacitors present. As shown in [Figure 3-10](#), no external load capacitors should be used.




Figure 3-10 Connecting a Ceramic Resonator

Note: Freescale recommends only two terminal ceramic resonators vs. three terminal resonators (which contain an internal bypass capacitor to ground).

3.6.3 External Clock Source

The recommended method of connecting an external clock is given in [Figure 3-11](#). The external clock source is connected to XTAL and the EXTAL pin is held $V_{DDA}/2$.





Figure 3-11 Connecting an External Clock Signal

Table 3-8 External Clock Operation Timing Requirements

Operating Conditions: $V_{SSIO}=V_{SS}=V_{SSA}=0V$, $V_{DDA}=V_{DDIO}=3.0-3.6V$, $V_{DD}=2.25-2.75V$, $T_A=-40^{\circ}$ to $+85^{\circ}C$, $C_L \leq 50pF$, $f_{op}=80MHz$

Characteristic	Symbol	Min	Typ	Max	Unit
Frequency of operation (external clock driver) ¹	f_{osc}	0	4	80^2	MHz
Clock Pulse Width ^{3, 4}	t_{PW}	6.25	—	—	ns

1. See [Figure 3-11](#) for details on using the recommended connection of an external clock driver.
2. When using Time of Day (TOD), maximum external frequency is 6MHz.
3. The high or low pulse width must be no smaller than 6.25ns or the chip will not function.
4. Parameters listed are guaranteed by design.



Note: The midpoint is $V_{IL} + (V_{IH} - V_{IL})/2$.

Figure 3-12 External Clock Timing

3.6.4 Phase Locked Loop Timing

Table 3-9 PLL Timing

Operating Conditions: $V_{SSIO} = V_{SS} = V_{SSA} = 0V$, $V_{DDA} = V_{DDIO} = 3.0\text{--}3.6V$, $V_{DD} = 2.25\text{--}2.75V$, $T_A = -40^\circ$ to $+85^\circ C$, $C_L \leq 50pF$, $f_{op} = 80MHz$

Characteristic	Symbol	Min	Typ	Max	Unit
External reference crystal frequency for the PLL ¹	f_{osc}	2	4	6	MHz
PLL output frequency ²	$f_{out}/2$	40	—	110	MHz
PLL stabilization time ³ -40° to $+85^\circ C$	t_{plls}	—	1	10	ms

1. An externally supplied reference clock should be as free as possible from any phase jitter for the PLL to work correctly. The PLL is optimized for 4MHz input crystal.
2. ZCLK may not exceed 80MHz. For additional information on ZCLK and $f_{out}/2$, please refer to the OCCS chapter in the User Manual. $ZCLK = f_{op}$
3. This is the minimum time required after the PLL set-up is changed to ensure reliable operation.

3.7 External Bus Asynchronous Timing

Table 3-10 External Bus Asynchronous Timing^{1, 2}

Operating Conditions: $V_{SSIO} = V_{SS} = V_{SSA} = 0V$, $V_{DDA} = V_{DDIO} = 3.0\text{--}3.6V$, $V_{DD} = 2.25\text{--}2.75V$, $T_A = -40^\circ$ to $+85^\circ C$, $C_L \leq 50pF$, $f_{op} = 80MHz$

Characteristic	Symbol	Min	Max	Unit
Address Valid to \overline{WR} Asserted	t_{AWR}	6.5	—	ns
\overline{WR} Width Asserted Wait states = 0 Wait states > 0	t_{WR}	7.5 (T*WS) + 7.5	— —	ns ns
\overline{WR} Asserted to D0–D15 Out Valid	t_{WRD}	—	T + 4.2	ns
Data Out Hold Time from \overline{WR} Deasserted	t_{DOH}	4.8	—	ns
Data Out Set Up Time to \overline{WR} Deasserted Wait states = 0 Wait states > 0	t_{DOS}	2.2 (T*WS) + 6.4	— —	ns ns
\overline{RD} Deasserted to Address Not Valid	t_{RDA}	0	—	ns
Address Valid to \overline{RD} Deasserted Wait states = 0 Wait states > 0	t_{ARDD}	18.7 (T*WS) + 18.7	—	ns ns

Table 3-10 External Bus Asynchronous Timing^{1, 2} (Continued)

Operating Conditions: $V_{SSIO} = V_{SS} = V_{SSA} = 0V$, $V_{DDA} = V_{DDIO} = 3.0\text{--}3.6V$, $V_{DD} = 2.25\text{--}2.75V$, $T_A = -40^\circ$ to $+85^\circ C$, $C_L \leq 50pF$, $f_{op} = 80MHz$

Characteristic	Symbol	Min	Max	Unit
Input Data Hold to \overline{RD} Deasserted	t_{DRD}	0	—	ns
\overline{RD} Assertion Width Wait states = 0 Wait states > 0	t_{RD}	19 (T*WS) + 19	— —	ns ns
Address Valid to Input Data Valid Wait states = 0 Wait states > 0	t_{AD}	— —	1 (T*WS) + 1	ns ns
Address Valid to \overline{RD} Asserted	t_{ARDA}	-4.4	—	ns
\overline{RD} Asserted to Input Data Valid Wait states = 0 Wait states > 0	t_{RDD}	— —	2.4 (T*WS) + 2.4	ns ns
\overline{WR} Deasserted to \overline{RD} Asserted	t_{WRRD}	6.8	—	ns
\overline{RD} Deasserted to \overline{RD} Asserted	t_{RDRD}	0	—	ns
\overline{WR} Deasserted to \overline{WR} Asserted	t_{WRWR}	14.1	—	ns
\overline{RD} Deasserted to \overline{WR} Asserted	t_{RDWR}	12.8	—	ns

1. Timing is both wait state- and frequency-dependent. In the formulas listed, WS = the number of wait states and T = Clock Period. For 80MHz operation, T = 12.5ns.


2. Parameters listed are guaranteed by design.

To calculate the required access time for an external memory for any frequency < 80Mhz, use this formula:

Top = Clock period @ desired operating frequency

WS = Number of wait states

Memory Access Time = (Top*WS) + (Top- 11.5)



Note: During read-modify-write instructions and internal instructions, the address lines do not change state.

Figure 3-13 External Bus Asynchronous Timing

3.8 Reset, Stop, Wait, Mode Select, and Interrupt Timing

Table 3-11 Reset, Stop, Wait, Mode Select, and Interrupt Timing^{1, 5}

Operating Conditions: $V_{SSIO} = V_{SS} = V_{SSA} = 0V$, $V_{DDA} = V_{DDIO} = 3.0\text{--}3.6V$, $V_{DD} = 2.25\text{--}2.75V$, $T_A = -40^\circ$ to $+85^\circ C$, $C_L \leq 50pF$, $f_{op} = 80MHz$

Characteristic	Symbol	Min	Max	Unit	See Figure
\overline{RESET} Assertion to Address, Data and Control Signals High Impedance	t_{RAZ}	—	21	ns	Figure 3-14
Minimum \overline{RESET} Assertion Duration ² OMR Bit 6 = 0 OMR Bit 6 = 1	t_{RA}	275,000T 128T	— —	ns ns	Figure 3-14
\overline{RESET} Deassertion to First External Address Output	t_{RDA}	33T	34T	ns	Figure 3-14
Edge-sensitive Interrupt Request Width	t_{IRW}	1.5T	—	ns	Figure 3-15
\overline{IRQA} , \overline{IRQB} Assertion to External Data Memory Access Out Valid, caused by first instruction execution in the interrupt service routine	t_{IDM}	15T	—	ns	Figure 3-16
\overline{IRQA} , \overline{IRQB} Assertion to General Purpose Output Valid, caused by first instruction execution in the interrupt service routine	t_{IG}	16T	—	ns	Figure 3-16
\overline{IRQA} Low to First Valid Interrupt Vector Address Out recovery from Wait State ³	t_{IRI}	13T	—	ns	Figure 3-17
\overline{IRQA} Width Assertion to Recover from Stop State ⁴	t_{IW}	2T	—	ns	Figure 3-18
Delay from \overline{IRQA} Assertion to Fetch of first instruction (exiting Stop) OMR Bit 6 = 0 OMR Bit 6 = 1	t_{IF}	— —	275,000T 12T	ns ns	Figure 3-18
Duration for Level Sensitive \overline{IRQA} Assertion to Cause the Fetch of First \overline{IRQA} Interrupt Instruction (exiting Stop) OMR Bit 6 = 0 OMR Bit 6 = 1	t_{IRQ}	— —	275,000T 12T	ns ns	Figure 3-19
Delay from Level Sensitive \overline{IRQA} Assertion to First Interrupt Vector Address Out Valid (exiting Stop) OMR Bit 6 = 0 OMR Bit 6 = 1	t_{II}	— —	275,000T 12T	ns ns	Figure 3-19

1. In the formulas, T = clock cycle. For an operating frequency of 80MHz, T = 12.5ns.

2. Circuit stabilization delay is required during reset when using an external clock or crystal oscillator in two cases:

- After power-on reset
- When recovering from Stop state

3. The minimum is specified for the duration of an edge-sensitive \overline{IRQA} interrupt required to recover from the Stop state. This is not the minimum required so that the \overline{IRQA} interrupt is accepted.

4. The interrupt instruction fetch is visible on the pins only in Mode 3.

5. Parameters listed are guaranteed by design.




Figure 3-14 Asynchronous Reset Timing




Figure 3-15 External Interrupt Timing (Negative-Edge-Sensitive)




Figure 3-16 External Level-Sensitive Interrupt Timing




Figure 3-17 Interrupt from Wait State Timing




Figure 3-18 Recovery from Stop State Using Asynchronous Interrupt Timing




Figure 3-19 Recovery from Stop State Using $\overline{\text{IRQA}}$ Interrupt Service

3.9 Serial Peripheral Interface (SPI) Timing

Table 3-12 SPI Timing¹

Operating Conditions: $V_{SSIO}=V_{SS}=V_{SSA}=0V$, $V_{DDA}=V_{DDIO}=3.0-3.6V$, $V_{DD}=2.25-2.75V$, $T_A=-40^{\circ}$ to $+85^{\circ}C$, $C_L \leq 50pF$, $f_{op} = 80MHz$

Characteristic	Symbol	Min	Max	Unit	See Figure
Cycle time Master Slave	t_C	50 25	— —	ns ns	Figures 3-20, 3-21, 3-22, 3-23
Enable lead time Master Slave	t_{ELD}	— 25	— —	ns ns	Figure 3-23
Enable lag time Master Slave	t_{ELG}	— 100	— —	ns ns	Figure 3-23
Clock (SCLK) high time Master Slave	t_{CH}	24 12	— —	ns ns	Figures 3-20, 3-21, 3-22, 3-23
Clock (SCLK) low time Master Slave	t_{CL}	24.1 12	— —	ns ns	Figures 3-20, 3-21, 3-22, 3-23
Data set-up time required for inputs Master Slave	t_{DS}	20 0	— —	ns ns	Figures 3-20, 3-21, 3-22, 3-23
Data hold time required for inputs Master Slave	t_{DH}	0 2	— —	ns ns	Figures 3-20, 3-21, 3-22, 3-23
Access time (time to data active from high-impedance state) Slave	t_A	4.8	15	ns	Figure 3-23
Disable time (hold time to high-impedance state) Slave	t_D	3.7	15.2	ns	Figure 3-23
Data Valid for outputs Master Slave (after enable edge)	t_{DV}	— —	4.5 20.4	ns ns	Figures 3-20, 3-21, 3-22, 3-23
Data invalid Master Slave	t_{DI}	0 0	— —	ns ns	Figures 3-20, 3-21, 3-22, 3-23
Rise time Master Slave	t_R	— —	11.5 10.0	ns ns	Figures 3-20, 3-21, 3-22, 3-23
Fall time Master Slave	t_F	— —	9.7 9.0	ns ns	Figures 3-20, 3-21, 3-22, 3-23

1. Parameters are guaranteed by design.




Figure 3-20 SPI Master Timing (CPHA = 0)




Figure 3-21 SPI Master Timing (CPHA = 1)




Figure 3-22 SPI Slave Timing (CPHA = 0)




Figure 3-23 SPI Slave Timing (CPHA = 1)

3.10 Synchronous Serial Interface (SSI) Timing

Table 3-13 SSI Master Mode¹ Switching Characteristics

Operating Conditions: $V_{SSIO} = V_{SS} = V_{SSA} = 0V$, $V_{DDA} = V_{DDIO} = 3.0-3.6V$, $V_{DD} = 2.25-2.75V$, $T_A = -40^\circ$ to $+85^\circ C$, $C_L \leq 50pF$, $f_{op} = 80MHz$

Parameter	Symbol	Min	Typ	Max	Units
STCK frequency	fs			10 ²	MHz
STCK period ³	t _{SCKW}	100	—	—	ns
STCK high time	t _{SCKH}	50 ⁴	—	—	ns
STCK low time	t _{SCKL}	50 ⁴	—	—	ns
Output clock rise/fall time (STCK, SRCK)		—	⁴	—	ns
Delay from STCK high to STFS (bl) high - Master ⁵	t _{TFSBHM}	0.1	—	0.5	ns
Delay from STCK high to STFS (wl) high - Master ⁵	t _{TFSWHM}	0.1	—	0.5	ns
Delay from SRCK high to SRFS (bl) high - Master ⁵	t _{RFSBHM}	0.6	—	1.3	ns
Delay from SRCK high to SRFS (wl) high - Master ⁵	t _{RFSWHM}	0.6	—	1.3	ns
Delay from STCK high to STFS (bl) low - Master ⁵	t _{TFSBLM}	-1.0	—	-0.1	ns
Delay from STCK high to STFS (wl) low - Master ⁵	t _{TFSWLM}	-1.0	—	-0.1	ns
Delay from SRCK high to SRFS (bl) low - Master ⁵	t _{RFSBLM}	-0.1	—	0	ns
Delay from SRCK high to SRFS (wl) low - Master ⁵	t _{RFSWLM}	-0.1	—	0	ns
STCK high to STXD enable from high impedance - Master	t _{TXEM}	20	—	22	ns
STCK high to STXD valid - Master	t _{TXVM}	24	—	26	ns
STCK high to STXD not valid - Master	t _{TXNVM}	0.1	—	0.2	ns
STCK high to STXD high impedance - Master	t _{TXHIM}	24	—	25.5	ns
SRXD Setup time before SRCK low - Master	t _{SM}	4	—	—	ns
SRXD Hold time after SRCK low - Master	t _{HM}	4	—	—	ns
Synchronous Operation (in addition to standard internal clock parameters)					
SRXD Setup time before STCK low - Master	t _{TSM}	4	—	—	
SRXD Hold time after STCK low - Master	t _{THM}	4	—	—	

1. Master mode is internally generated clocks and frame syncs
2. Max clock frequency is $IP_clk/4 = 40MHz / 4 = 10MHz$ for an 80MHz part.

3. All the timings for the SSI are given for a non-inverted serial clock polarity (TSCKP=0 in SCR2 and RSCKP=0 in SCSR) and a non-inverted frame sync (TFSI=0 in SCR2 and RFSI=0 in SCSR). If the polarity of the clock and/or the frame sync have been inverted, all the timings remain valid by inverting the clock signal STCK/SRCK and/or the frame sync STFS/SRFS in the tables and in the figures.

4. 50% duty cycle

5. bl = bit length; wl = word length




Figure 3-24 Master Mode Timing Diagram

Table 3-14 SSI Slave Mode¹ Switching Characteristics

Operating Conditions: $V_{SSIO} = V_{SS} = V_{SSA} = 0V$, $V_{DDA} = V_{DDIO} = 3.0-3.6V$, $V_{DD} = 2.25-2.75V$, $T_A = -40^\circ$ to $+85^\circ C$, $C_L \leq 50pF$, $f_{op} = 80MHz$

Parameter	Symbol	Min	Typ	Max	Units
STCK frequency	fs		—	10 ²	MHz
STCK period ³	t _{SCKW}	100	—	—	ns
STCK high time	t _{SCKH}	50 ⁴	—	—	ns
STCK low time	t _{SCKL}	50 ⁴	—	—	ns
Output clock rise/fall time		—	TBD	—	ns
Delay from STCK high to STFS (bl) high - Slave ⁵	t _{TFSBHS}	0.1	—	46	ns
Delay from STCK high to STFS (wl) high - Slave ⁵	t _{TFSWHS}	0.1	—	46	ns
Delay from SRCK high to SRFS (bl) high - Slave ⁵	t _{RFSBHS}	0.1	—	46	ns
Delay from SRCK high to SRFS (wl) high - Slave ⁵	t _{RFSWHS}	0.1	—	46	ns
Delay from STCK high to STFS (bl) low - Slave ⁵	t _{TFSBLS}	-1	—	—	ns
Delay from STCK high to STFS (wl) low - Slave ⁵	t _{TFSWLS}	-1	—	—	ns
Delay from SRCK high to SRFS (bl) low - Slave ⁵	t _{RFSBLS}	-46	—	—	ns
Delay from SRCK high to SRFS (wl) low - Slave ⁵	t _{RFSWLS}	-46	—	—	ns
STCK high to STXD enable from high impedance - Slave	t _{TXES}		—	—	ns
STCK high to STXD valid - Slave	t _{TXVS}	1	—	25	ns
STFS high to STXD enable from high impedance (first bit) - Slave	t _{FTXES}	5.5	—	25	ns
STFS high to STXD valid (first bit) - Slave	t _{FTXVS}	6	—	27	ns
STCK high to STXD not valid - Slave	t _{TXNVS}	11	—	13	ns
STCK high to STXD high impedance - Slave	t _{TXHIS}	11	—	28.5	ns
SRXD Setup time before SRCK low - Slave	t _{SS}	4	—	—	ns
SRXD Hold time after SRCK low - Slave	t _{HS}	4	—	—	ns

Table 3-14 SSI Slave Mode¹ Switching Characteristics

Operating Conditions: $V_{SSIO} = V_{SS} = V_{SSA} = 0V$, $V_{DDA} = V_{DDIO} = 3.0-3.6V$, $V_{DD} = 2.25-2.75V$, $T_A = -40^\circ$ to $+85^\circ C$, $C_L \leq 50pF$, $f_{op} = 80MHz$

Parameter	Symbol	Min	Typ	Max	Units
Synchronous Operation (in addition to standard external clock parameters)					
SRXD Setup time before STCK low - Slave	t_{TSS}	4	—	—	
SRXD Hold time after STCK low - Slave	t_{THS}	4	—	—	

1. Slave mode is externally generated clocks and frame syncs
2. Max clock frequency is $IP_clk/4 = 40MHz / 4 = 10MHz$ for an 80MHz part.
3. All the timings for the SSI are given for a non-inverted serial clock polarity (TSCKP=0 in SCR2 and RSCKP=0 in SCSR) and a non-inverted frame sync (TFSI=0 in SCR2 and RFSI=0 in SCSR). If the polarity of the clock and/or the frame sync have been inverted, all the timings remain valid by inverting the clock signal STCK/SRCK and/or the frame sync STFS/SRFS in the tables and in the figures.
4. 50% duty cycle
5. bl = bit length; wl = word length




Figure 3-25 Slave Mode Clock Timing

3.11 Quad Timer Timing

Table 3-15 Timer Timing^{1, 2}

Operating Conditions: $V_{SSIO} = V_{SS} = V_{SSA} = 0V$, $V_{DDA} = V_{DDIO} = 3.0\text{--}3.6V$, $V_{DD} = 2.25\text{--}2.75V$, $T_A = -40^\circ$ to $+85^\circ C$, $C_L \leq 50pF$, $f_{op} = 80MHz$

Characteristic	Symbol	Min	Max	Unit
Timer input period	P_{IN}	$4T+6$	—	ns
Timer input high/low period	P_{INHL}	$2T+3$	—	ns
Timer output period	P_{OUT}	$2T$	—	ns
Timer output high/low period	P_{OUTH}	$1T$	—	ns

1. In the formulas listed, T = clock cycle. For 80MHz operation, T = 12.5ns.

2. Parameters listed are guaranteed by design.




Figure 3-26 Quad Timer Timing

3.12 Serial Communication Interface (SCI) Timing

Table 3-16 SCI Timing⁴

Operating Conditions: $V_{SSIO}=V_{SS}=V_{SSA}=0V$, $V_{DDA}=V_{DDIO}=3.0-3.6V$, $V_{DD}=2.25-2.75V$, $T_A=-40^{\circ}$ to $+85^{\circ}C$, $C_L \leq 50pF$, $f_{op}=80MHz$

Characteristic	Symbol	Min	Max	Unit
Baud Rate ¹	BR	—	$(f_{MAX} * 2.5) / (80)$	Mbps
RXD ² Pulse Width	RXD _{PW}	0.965/BR	1.04/BR	ns
TXD ³ Pulse Width	TXD _{PW}	0.965/BR	1.04/BR	ns

- f_{MAX} is the frequency of operation of the system clock in MHz.
- The RXD pin in SCI0 is named RXD0 and the RXD pin in SCI1 is named RXD1.
- The TXD pin in SCI0 is named TXD0 and the TXD pin in SCI1 is named TXD1.
- Parameters listed are guaranteed by design.




Figure 3-27 RXD Pulse Width




Figure 3-28 TXD Pulse Width

3.13 JTAG Timing

Table 3-17 JTAG Timing^{1, 3}

Operating Conditions: $V_{SSIO}=V_{SS}=V_{SSA}=0V$, $V_{DDA}=V_{DDIO}=3.0-3.6V$, $V_{DD}=2.25-2.75V$, $T_A=-40^{\circ}$ to $+85^{\circ}C$, $C_L \leq 50pF$, $f_{op}=80MHz$

Characteristic	Symbol	Min	Max	Unit
TCK frequency of operation ²	f_{OP}	DC	10	MHz
TCK cycle time	t_{CY}	100	—	ns
TCK clock pulse width	t_{PW}	50	—	ns
TMS, TDI data set-up time	t_{DS}	0.4	—	ns
TMS, TDI data hold time	t_{DH}	1.2	—	ns
TCK low to TDO data valid	t_{DV}	—	26.6	ns
TCK low to TDO tri-state	t_{TS}	—	23.5	ns
\overline{TRST} assertion time	t_{TRST}	50	—	ns
\overline{DE} assertion time	t_{DE}	4T	—	ns

1. Timing is both wait state and frequency dependent. For the values listed, T = clock cycle. For 80MHz operation, T = 12.5ns.

2. TCK frequency of operation must be less than 1/8 the processor rate.

3. Parameters listed are guaranteed by design.




Figure 3-29 Test Clock Input Timing Diagram




Figure 3-30 Test Access Port Timing Diagram



Figure 3-31 TRST Timing Diagram



Figure 3-32 OnCE—Debug Event

Part 4 Packaging

4.1 Package and Pin-Out Information 56F826

This section contains package and pin-out information for the 100-pin LQFP configuration of the 56F826.






Figure 4-1 Top View, 56F826 100-pin LQFP Package

Table 4-1 56F826 Pin Identification by Pin Number



Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
1	TMS	26	\overline{RD}	51	SRD	76	GPIOD2
2	TDI	27	\overline{WR}	52	SRFS	77	GPIOD3
3	TDO	28	\overline{DS}	53	SRCK	78	GPIOD4
4	\overline{TRST}	29	\overline{PS}	54	STD	79	GPIOD5
5	V _{DDIO}	30	V _{DDIO}	55	STFS	80	V _{DDIO}
6	V _{SSIO}	31	V _{SSIO}	56	STCK	81	V _{SSIO}
7	A15	32	\overline{IRQA}	57	V _{DDIO}	82	GPIOD6
8	A14	33	\overline{IRQB}	58	V _{SSIO}	83	GPIOD7
9	A13	34	D0	59	V _{DDA}	84	SCLK
10	A12	35	D1	60	V _{SSA}	85	MOSI
11	A11	36	D2	61	EXTAL	86	MISO
12	A10	37	D3	62	XTAL	87	\overline{SS}
13	A9	38	D4	63	V _{SS}	88	TA3
14	A8	39	D5	64	V _{DD}	89	TA2
15	A7	40	D6	65	CLKO	90	TA1
16	A6	41	D7	66	GPIOB0	91	TA0
17	A5	42	D8	67	GPIOB1	92	RXD1
18	A4	43	D9	68	GPIOB2	93	TXD1
19	V _{SS}	44	D10	69	GPIOB3	94	V _{DD}
20	V _{DD}	45	\overline{RESET}	70	GPIOB4	95	V _{SS}
21	A3	46	D11	71	GPIOB5	96	RXD0
22	A2	47	D12	72	GPIOB6	97	TXD0
23	A1	48	D13	73	GPIOB7	98	\overline{DE}
24	A0	49	D14	74	GPIOD0	99	TCS
25	EXTBOOT	50	D15	75	GPIOD1	100	TCK



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DATUM PLANE -AB- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
 4. DATUMS -T-, -U-, AND -Z- TO BE DETERMINED AT DATUM PLANE -AB-.
 5. DIMENSIONS S AND V TO BE DETERMINED AT SEATING PLANE -AC-.
 6. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.250 (0.010) PER SIDE. DIMENSIONS A AND B DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -AB-.
 7. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE D DIMENSION TO EXCEED 0.350 (0.014). DAMBAR CAN NOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD IS 0.070 (0.003).
 8. MINIMUM SOLDER PLATE THICKNESS SHALL BE 0.0076 (0.003).
 9. EXACT SHAPE OF EACH CORNER MAY VARY FROM DEPICTION.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	13.950	14.050	0.549	0.553
B	13.950	14.050	0.549	0.553
C	1.400	1.600	0.055	0.063
D	0.170	0.270	0.007	0.011
E	1.350	1.450	0.053	0.057
F	0.170	0.230	0.007	0.009
G	0.500	BSC	0.020	BSC
H	0.050	0.150	0.002	0.006
J	0.090	0.200	0.004	0.008
K	0.500	0.700	0.020	0.028
M	12°	REF	12°	REF
N	0.090	0.160	0.004	0.006
O	1°	5°	1°	5°
R	0.150	0.250	0.006	0.010
S	15.950	16.050	0.628	0.632
V	15.950	16.050	0.628	0.632
W	0.200	REF	0.008	REF
X	1.000	REF	0.039	REF



CASE 842F-01

Figure 4-2 100-pin LQPF Mechanical Information

Please see www.freescale.com for the most current case outline.

Part 5 Design Considerations

5.1 Thermal Design Considerations

An estimation of the chip junction temperature, T_J , in °C can be obtained from the equation:

$$\text{Equation 1: } T_J = T_A + (P_D \times R_{\theta JA})$$

Where:

T_A = ambient temperature °C

$R_{\theta JA}$ = package junction-to-ambient thermal resistance °C/W

P_D = power dissipation in package

Historically, thermal resistance has been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

$$\text{Equation 2: } R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

Where:

$R_{\theta JA}$ = package junction-to-ambient thermal resistance °C/W

$R_{\theta JC}$ = package junction-to-case thermal resistance °C/W

$R_{\theta CA}$ = package case-to-ambient thermal resistance °C/W

$R_{\theta JC}$ is device-related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance, $R_{\theta CA}$. For example, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on the Printed Circuit Board (PCB), or otherwise change the thermal dissipation capability of the area surrounding the device on the PCB. This model is most useful for ceramic packages with heat sinks; some 90% of the heat flow is dissipated through the case to the heat sink and out to the ambient environment. For ceramic packages, in situations where the heat flow is split between a path to the case and an alternate path through the PCB, analysis of the device thermal performance may need the additional modeling capability of a system-level thermal simulation tool.

The thermal performance of plastic packages is more dependent on the temperature of the PCB to which the package is mounted. Again, if the estimations obtained from $R_{\theta JA}$ do not satisfactorily answer whether the thermal performance is adequate, a system-level model may be appropriate.

Definitions:

A complicating factor is the existence of three common definitions for determining the junction-to-case thermal resistance in plastic packages:

- Measure the thermal resistance from the junction to the outside surface of the package (case) closest to the chip mounting area when that surface has a proper heat sink. This is done to minimize temperature variation across the surface.
- Measure the thermal resistance from the junction to where the leads are attached to the case. This definition is approximately equal to a junction-to-board thermal resistance.

- Use the value obtained by the equation $(T_J - T_T)/P_D$, where T_T is the temperature of the package case determined by a thermocouple.

The thermal characterization parameter is measured per JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

When heat sink is used, the junction temperature is determined from a thermocouple inserted at the interface between the case of the package and the interface material. A clearance slot or hole is normally required in the heat sink. Minimizing the size of the clearance is important to minimize the change in thermal performance caused by removing part of the thermal interface to the heat sink. Because of the experimental difficulties with this technique, many engineers measure the heat sink temperature and then back-calculate the case temperature using a separate measurement of the thermal resistance of the interface. From this case temperature, the junction temperature is determined from the junction-to-case thermal resistance.

5.2 Electrical Design Considerations

CAUTION

This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, normal precautions are advised to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate voltage level.

Use the following list of considerations to assure correct operation:

- Provide a low-impedance path from the board power supply to each V_{DD} , V_{DDIO} , and V_{DDA} pin on the controller, and from the board ground to each V_{SS} , V_{SSIO} , and V_{SSA} (GND) pin.
- The minimum bypass requirement is to place 0.1 μF capacitors positioned as close as possible to the package supply pins. The recommended bypass configuration is to place one bypass capacitor on each of the V_{DD}/V_{SS} pairs, including V_{DDA}/V_{SSA} and V_{DDIO}/V_{SSIO} . Ceramic and tantalum capacitors tend to provide better performance tolerances.
- Ensure that capacitor leads and associated printed circuit traces that connect to the chip V_{DD} , V_{DDIO} , and V_{DDA} and V_{SS} , V_{SSIO} , and V_{SSA} (GND) pins are less than 0.5 inch per capacitor lead.
- Bypass the V_{DD} and V_{SS} layers of the PCB with approximately 100 μF , preferably with a high-grade capacitor such as a tantalum capacitor.

- Because the controller's output signals have fast rise and fall times, PCB trace lengths should be minimal.
- Consider all device loads as well as parasitic capacitance due to PCB traces when calculating capacitance. This is especially critical in systems with higher capacitive loads that could create higher transient currents in the V_{DD} and V_{SS} circuits.
- Take special care to minimize noise levels on the V_{REF} , V_{DDA} and V_{SSA} pins.
- When using Wired-OR mode on the SPI or the \overline{IRQx} pins, the user must provide an external pull-up device.
- Designs that utilize the \overline{TRST} pin for JTAG port or OnCE module functionality (such as development or debugging systems) should allow a means to assert \overline{TRST} whenever \overline{RESET} is asserted, as well as a means to assert \overline{TRST} independently of \overline{RESET} . \overline{TRST} must be asserted at power up for proper operation. Designs that do not require debugging functionality, such as consumer products, \overline{TRST} should be tied low.
- Because the Flash memory is programmed through the JTAG/OnCE port, designers should provide an interface to this port to allow in-circuit Flash programming.

Part 6 Ordering Information

Table 6-1 lists the pertinent information needed to place an order. Consult a Freescale Semiconductor sales office or authorized distributor to determine availability and to order parts.

Table 6-1 56F826 Ordering Information

Part	Supply Voltage	Package Type	Pin Count	Ambient Frequency (MHz)	Order Number
56F826	3.0–3.6 V 2.25–2.75 V	Plastic Quad Flat Pack (LQFP)	100	80	DSP56F826BU80
56F826	3.0–3.6 V 2.25–2.75 V	Plastic Quad Flat Pack (LQFP)	100	80	DSP56F826BU80E *

*This package is RoHS compliant.

How to Reach Us:

Home Page:

www.freescale.com

E-mail:

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
+1-800-521-6274 or +1-480-768-2130
support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064, Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. This product incorporates SuperFlash® technology licensed from SST.

© Freescale Semiconductor, Inc. 2005. All rights reserved.

DSP56F826
Rev. 14
01/2007

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[NXP:](#)

[DSP56F826BU80](#)