











#### SN54LVC74A, SN74LVC74A

SCAS287U - JANUARY 1993-REVISED JANUARY 2017

# SNx4LVC74A Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset

#### **Features**

- Operate From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Maximum t<sub>pd</sub> of 5.2 ns at 3.3 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)  $<0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) >2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 1000-V Charged-Device Model (C101)

# Applications

- Servers
- Medical, Healthcare, and Fitness
- Telecom Infrastructures
- TVs, Set-Top Boxes, and Audio
- **Test and Measurement**
- Industrial Transport
- Wireless Infrastructure
- **Enterprise Switching**
- **Motor Drives**
- Factory Automation and Control

# 3 Description

The SNx4LVC74A devices integrate two positiveedge triggered D-type flip-flops in one convenient device.

The SN54LVC74A is designed for 2.7-V to 3.6-V V<sub>CC</sub> operation, and the SN74LVC74A is designed for 1.65-V to 3.6-V  $V_{CC}$  operation.

A low level at the preset  $(\overline{PRE})$  or clear  $(\overline{CLR})$  inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.


The data I/Os and control inputs are overvoltage tolerant. This feature allows the use of these devices for down-translation in a mixed-voltage environment.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SNJ54LVC74AFK	LCCC (20)	8.89 mm x 8.89 mm
SNJ54LVC74AJ	CDIP (14)	19.56 mm × 6.67 mm
SNJ54LVC74AW	CFP (14)	9.21 mm × 5.97 mm
SN74LVC74AD	SOIC (14)	8.65 mm × 3.91 mm
SN74LVC74ADB	SSOP (14)	6.20 mm × 5.30 mm
SN74LVC74ANS	SO (14)	10.30 mm × 5.30 mm
SN74LVC74APW	TSSOP (14)	5.00 mm × 4.40 mm
SN74LVC74ARGY	VQFN (14)	3.50 mm × 3.50 mm

<sup>(1)</sup> For all available packages, see the orderable addendum at the end of the data sheet.

# Logic Diagram, Each Flip-Flop (Positive Logic)



Copyright © 2016, Texas Instruments Incorporated



### **Table of Contents**

1	Features 1	8	Detailed Description	10
2	Applications 1		8.1 Overview	10
3	Description 1		8.2 Functional Block Diagram	10
4	Revision History		8.3 Feature Description	10
5	Pin Configuration and Functions		8.4 Device Functional Modes	10
6	Specifications	9	Application and Implementation	11
U	6.1 Absolute Maximum Ratings		9.1 Application Information	11
	6.2 ESD Ratings		9.2 Typical Application	11
	6.3 Recommended Operating Conditions	10	Power Supply Recommendations	13
	6.4 Thermal Information: SN74LVC74A	11	Layout	
	6.5 Electrical Characteristics		11.1 Layout Guidelines	
	6.6 Timing Requirements: SN54LVC74A		11.2 Layout Example	
	6.7 Timing Requirements: SN74LVC74A	12	Device and Documentation Support	
	6.8 Timing Requirements: SN74LVC74A, –40°C to		12.1 Documentation Support	
	125°C and –40°C to 85°C7		12.2 Related Links	
	6.9 Switching Characteristics: SN54LVC74A 7		12.3 Receiving Notification of Documentation Update	es 14
	6.10 Switching Characteristics: SN74LVC74A7		12.4 Community Resource	14
	6.11 Switching Characteristics: SN74LVC74A, -40°C to		12.5 Trademarks	
	125°C and –40°C to 85°C 8		12.6 Electrostatic Discharge Caution	14
	6.12 Operating Characteristics 8		12.7 Glossary	
	6.13 Typical Characteristics 8	13	Mechanical, Packaging, and Orderable	
7	Parameter Measurement Information 9		Information	14

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision T (July 2013) to Revision U

**Page** 


#### Changes from Revision S (May 2005) to Revision T

Page





# 5 Pin Configuration and Functions

D, DB, J, PW, NS, or W Package 14-Pin SOIC, SSOP, CDIP, TSSOP, SO, or CFP Top View



RGY Package 14-Pin VQFN With Exposed Thermal Pad Top View





#### **Pin Functions**

	PIN							
NAME	CDIP, CFP, PDIP, SO, SOIC, SSOP, TSSOP, VQFN	LCCC	1/0	DESCRIPTION				
1CLK	3	4	I	Channel 1 clock input				
1CLR	1	2	I	Channel 1 clear input. Pull low to set Q output low.				
1D	2	3	I	Channel 1 data input				
1PRE	4	6	1	Channel 1 preset input. Pull low to set Q output high.				
1Q	5	8	0	Channel 1 output				
1Q	6	9	0	Channel 1 inverted output				
2CLK	11	16	I	Channel 2 clock input				
2CLR	13	19	I	Channel 2 clear input. Pull low to set Q output low.				
2D	12	18	1	Channel 2 data input				
2PRE	10	14	1	Channel 2 preset input. Pull low to set Q output high.				
2Q	9	13	0	Channel 2 output				
2Q	8	12	0	Channel 2 Inverted output				
GND	7	10		Ground				
NC		1, 5, 7, 11, 15, 17		No connect				
V <sub>CC</sub>	14	20		Supply				

Copyright © 1993–2017, Texas Instruments Incorporated



# Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Supply voltage, V <sub>CC</sub>		-0.5	6.5	V
Input voltage, V <sub>I</sub> <sup>(2)</sup>		-0.5	6.5	V
Output voltage, V <sub>O</sub> <sup>(2)(3)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
Input clamp current, I <sub>IK</sub>	V <sub>I</sub> < 0		-50	mA
Output clamp current, I <sub>OK</sub>	V <sub>O</sub> < 0		-50	mA
Continuous output current, I <sub>O</sub>			±50	mA
Continuous current through V <sub>CC</sub> or GND			±100	mA
Storage temperature, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatio discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\/
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

see(1)

				MIN	MAX	UNIT
		On anotic a	SN54LVC74A	2	3.6	
$V_{CC}$	Supply voltage	Supply voltage Operating		1.65	3.6	V
		Data retention only		1.5		
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	SN74LVC74A	0.65 × V <sub>CC</sub>		
$V_{\text{IH}}$	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	SN74LVC74A	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		2		
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	SN74LVC74A		$0.35 \times V_{CC}$	
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	SN74LVC74A		0.7	V
		V <sub>CC</sub> = 2.7 V to 3.6 V			0.8	
VI	Input voltage			0	5.5	V
$V_{O}$	Output voltage			0	$V_{CC}$	V
		V <sub>CC</sub> = 1.65 V	SN74LVC74A		-4	
	High lovel output ourrent	$V_{CC} = 2.3 \text{ V}$	SN74LVC74A		-8	mA
I <sub>OH</sub>	High-level output current	$V_{CC} = 2.7 \text{ V}$	•		-12	mA
		$V_{CC} = 3 V$			-24	
		V <sub>CC</sub> = 1.65 V	SN74LVC74A		4	
	Low lovel output ourrent	$V_{CC} = 2.3 \text{ V}$	SN74LVC74A		8	A
l <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.7 V			12	mA
		V <sub>CC</sub> = 3 V			24	
Δt/Δν	Input transition rise or fall rate				10	ns/V

All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

Submit Documentation Feedback

Copyright © 1993-2017, Texas Instruments Incorporated

The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

The value of V<sub>CC</sub> is provided in *Recommended Operating Conditions*.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# **Recommended Operating Conditions (continued)**

see(1)

			MIN	MAX	UNIT
T <sub>A</sub> Operating free-air temperature	SN54LVC74A	-55	125	°C	
	Operating free-air temperature	SN74LVC74A	-40	125	

## 6.4 Thermal Information: SN74LVC74A

		SN74LVC74A					
THERMAL METRIC <sup>(1)</sup>		D (SOIC)	DB (SSOP)	NS (SO)	PW (TSSOP)	RGY (VQFN)	UNIT
		14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	93.7	107.3	90.3	121.7	54.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	54.8	59.2	48.1	50.3	52.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	48	54.6	49.1	63.4	30.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	20.3	24.1	17.9	6.2	2.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	47.7	54.1	48.8	62.8	30.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	_	_	_	_	12.5	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP I	MAX	UNIT
		I - 100 uA	$V_{CC}$ = 1.65 V to 3.6 V and $T_A$ = -55°C to 125°C (SN54LVC74A only)	$V_{CC} - 0.2$			
		$I_{OH} = -100 \mu A$	$V_{CC}$ = 2.7 V to 3.6 V and $T_A$ = -40°C to 125°C (SN74LVC74A only)	$V_{\rm CC}-0.2$			
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -4$ mA, $V_{CC} = (SN74LVC74A only)$	1.65 V, and $T_A = -40^{\circ}\text{C}$ to 125°C	1.2			V
	geve. ea.pat ve.lage	$I_{OH} = -8 \text{ mA}, V_{CC} = (SN74LVC74A \text{ only})$	2.3 V, and $T_A = -40^{\circ}\text{C}$ to 125°C	1.7			•
		1. 12 m/s	V <sub>CC</sub> = 2.7 V	2.2			
		I <sub>OH</sub> = -12 mA	V <sub>CC</sub> = 3 V	2.4			
		$I_{OH} = -24 \text{ mA}, V_{CC} = -24 \text{ mA}$	= 3 V	2.2			
	I <sub>OL</sub> = 100 μA	1004	$V_{CC}$ = 1.65 V to 3.6 V, and $T_A$ = -40°C to 125°C (SN74LVC74A only)			0.2	
		$V_{CC}$ = 2.7 V to 3.6 V and $T_A$ = -55°C to 125°C (SN54LVC74A only)			0.2		
V <sub>OL</sub>	Low-level output voltage	$I_{OL} = 4$ mA, $V_{CC} = 1$ (SN74LVC74A only	.65 V, and $T_A = -40^{\circ}\text{C}$ to 125°C			0.45	V
		$I_{OL} = 8 \text{ mA}, V_{CC} = 2 \text{ (SN74LVC74A only)}$	2.3 V, and $T_A = -40^{\circ}\text{C}$ to 125°C			0.7	
		$I_{OL}$ = 12 mA, $V_{CC}$ =	2.7 V			0.4	
		$I_{OL}$ = 24 mA, $V_{CC}$ =	3 V			0.55	
I <sub>I</sub>	Input current	$V_I = 5.5 \text{ V or GND},$	V <sub>CC</sub> = 3.6 V			±5	μΑ
I <sub>CC</sub>	Supply current	$V_I = V_{CC}$ or GND, $I_C$	$_{0} = 0, V_{CC} = 3.6 V$			10	μΑ
$\Delta I_{CC}$	Change in supply current	One input at $V_{CC}$ – $V_{CC}$ = 2.7 V to 3.6 \	0.6 V, other inputs at $V_{CC}$ or GND, and /			500	μΑ
$C_{i}$	Input capacitance	$V_I = V_{CC}$ or GND, V	<sub>CC</sub> = 3.3 V, T <sub>A</sub> = 25°C		5		pF

Copyright © 1993–2017, Texas Instruments Incorporated



# 6.6 Timing Requirements: SN54LVC74A

over recommended operating free-air temperature range (unless otherwise noted; see Figure 3)

				MIN	MAX	UNIT
4	Clock frequency	$V_{CC} = 2.7 \text{ V}$			83	MHz
f <sub>clock</sub>	Clock frequency	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$			100	IVITIZ
t <sub>w</sub> Pulse duration	PRE or CLR low		3.3		20	
ι <sub>W</sub>	t <sub>w</sub> Pulse duration	CLK high or low		3.3		ns
		Data	V <sub>CC</sub> = 2.7 V	3.4		
	Setup time before CLK↑	Dala	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	3		no
t <sub>su</sub>	Setup time before CLK	PRE or CLR inactive	V <sub>CC</sub> = 2.7 V	2.2		ns
		PRE OF CER INACTIVE	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$			
t <sub>h</sub>	Hold time, data after CLK↑	·		1		ns

# 6.7 Timing Requirements: SN74LVC74A

over recommended operating free-air temperature range (unless otherwise noted; see Figure 3)

				MIN	MAX	UNIT
f <sub>clock</sub>	Clock frequency	V <sub>CC</sub> = 1.8 V or 2.5 V			83	MHz
t		PRE or CLR low	$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	4.1		
	Pulse duration	PRE OF CLR IOW	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	3.3		
t <sub>w</sub>	Pulse duration	CLK high or low	$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	4.1		ns
		CLK high or low	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	3.3		
		Dete	$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	3.6		
	Cation times hatans CLIA	Data	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	2.3		
t <sub>su</sub>	Setup time before CLK↑	PRE or CLR inactive	V <sub>CC</sub> = 1.8 V ± 0.15 V	2.7		ns
		V <sub>CC</sub> = $2.5 \text{ V} \pm 0.2 \text{ V}$		1.9		
t <sub>h</sub>	Hold time, data after CLK↑	V <sub>CC</sub> = 1.8 V or 2.5 V		1		ns

Submit Documentation Feedback

Copyright © 1993–2017, Texas Instruments Incorporated



# 6.8 Timing Requirements: SN74LVC74A, -40°C to 125°C and -40°C to 85°C

over recommended operating free-air temperature range (unless otherwise noted; see Figure 3)

					MIN	MAX	UNIT
		$T_A = -40$ °C to	V <sub>CC</sub> = 2.7 V			83	
f <sub>clock</sub>	Clock frequency	125°C	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$			100	MHz
		$T_A = -40$ °C to 85°C	and $V_{CC}$ = 3.3 V ± 0.3 V			150	
	Dulas duration	PRE or CLR low	$V_{CC} = 2.7 \text{ V or } 3.3 \text{ V}$		3.3		
t <sub>w</sub>	Pulse duration	CLK high or low	$V_{CC} = 2.7 \text{ V or } 3.3 \text{ V}$		3.3		ns
		Data	$T_{\Delta} = -40^{\circ}$ C to 125°C	V <sub>CC</sub> = 2.7 V	3.4		
				$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	3		
	Catura tima hafara CLIVA		$T_A = -40$ °C to 85°C and $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		3		
t <sub>su</sub>	Setup time before CLK↑			V <sub>CC</sub> = 2.7 V	2.2		ns
		PRE or CLR inactive	$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2		
		indon vo	$T_A = -40$ °C to 85°C and	$I V_{CC} = 3.3 V \pm 0.3 V$	2		
t <sub>h</sub>	Hold time, data after CLK↑	V <sub>CC</sub> = 2.7 V or 3.3 V	, A				ns

# 6.9 Switching Characteristics: SN54LVC74A

over recommended operating free-air temperature range (unless otherwise noted; see Figure 3)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	MAX	UNIT
£	Maximum clock			V <sub>CC</sub> = 2.7 V	83		MHz
Imax	frequency	_	_	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	100		IVITIZ
		CLK		V <sub>CC</sub> = 2.7 V		6	
	Propagation (delay)		Q or Q	V <sub>CC</sub> = 2.7 V	1	5.2	
t <sub>pd</sub>	time	PRE or CLR	Qorq	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		6.4	ns
		PREOFCER		V <sub>CC</sub> = 3.3 V ± 0.3 V	1	5.4	

# 6.10 Switching Characteristics: SN74LVC74A

over recommended operating free-air temperature range (unless otherwise noted; see Figure 3)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	MAX	UNIT
f <sub>max</sub>	Maximum clock frequency	_	_		83		MHz
		CLKPRE		V <sub>CC</sub> = 1.8 V ± 0.15 V	1	7.1	
	Propagation (delay)	CLAPRE	Q or Q	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	1	4.4	
ι <sub>pd</sub>	time	or CLR	QorQ	V <sub>CC</sub> = 1.8 V ± 0.15 V	1	6.9	ns
		OI CLR		V <sub>CC</sub> = 2.5 V ± 0.2 V	1	4.6	



# 6.11 Switching Characteristics: SN74LVC74A, -40°C to 125°C and -40°C to 85°C

over recommended operating free-air temperature range (unless otherwise noted; see Figure 3)


	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CO	ONDITIONS	MIN	MAX	UNIT
				$T_{\Delta} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	V <sub>CC</sub> = 2.7 V	83		
f <sub>max</sub>	Maximum clock frequency	_	_	1 <sub>A</sub> = -40°C to 125°C	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	100		MHz
				$T_A = -40$ °C to 85°C and	150			
			Q or Q	$T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	V <sub>CC</sub> = 2.7 V	1	6	
		CLK			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		5.2	
	Propagation (delay)			$T_A = -40$ °C to 85°C and	I V <sub>CC</sub> = 3.3 V ± 0.3 V	1	5.2	
t <sub>pd</sub>	time		QorQ	T 4000 to 40500	V <sub>CC</sub> = 2.7 V	1	6.4	ns
		PRE or CLR		$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		5.4	
				$T_A = -40$ °C to 85°C and	1	5.4		
t <sub>sk(o)</sub>	Skew (time), output	_	_	$T_A = -40$ °C to 85°C and	$I V_{CC} = 3.3 V \pm 0.3 V$		1	ns

# 6.12 Operating Characteristics

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST (	TEST CONDITIONS		
			V <sub>CC</sub> = 1.8 V	24	
$C_{pd}$	Power dissipation capacitance per flip-flop	f = 10 MHz	V <sub>CC</sub> = 2.5 V	24	pF
			V <sub>CC</sub> = 3.3 V	26	ı

# 6.13 Typical Characteristics



vs Load Capacitance





Figure 2. Figure 2. Propagation Delay (High-to-Low Transition) vs Load Capacitance




## 7 Parameter Measurement Information



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	$V_{LOAD}$
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

LOAD CIRCUIT

.,	INPU		.,	.,		_	.,
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	R <sub>L</sub>	V <sub>∆</sub>
1.8 V ± 0.15 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2 × V <sub>CC</sub>	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V ± 0.2 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2 × V <sub>CC</sub>	30 pF	<b>500</b> Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V
3.3 V ± 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
  - Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms




# 8 Detailed Description

#### 8.1 Overview

The SNx4LVC74A devices feature two independent positive-edge triggered D flip-flops. Integrated preset (PRE) and clear (CLR) functions allow for easy setup and control during operation.

The SN54LVC74A device is specified from -55°C to 125°C, and the SN74LVC74A device is specified from -40°C to 125°C.

#### 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

#### 8.3 Feature Description

A low level at the preset  $(\overline{PRE})$  or clear  $(\overline{CLR})$  inputs sets or resets the outputs, regardless of the levels of the other inputs. When  $\overline{PRE}$  and  $\overline{CLR}$  are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

#### 8.4 Device Functional Modes

Table 1 describes the SNx4LVC74A functionality and interactions between the PRE, CLR, CLK, and D inputs.

**INPUTS OUTPUTS** PRE CLR  $\overline{\mathbf{Q}}$ **CLK** D Q L Н Χ Х Н L Н L Χ Х L Н  $H^{(1)}$  $H^{(1)}$ L Χ Χ L Н Н Н Н L Н Н L Н ı  $\overline{\overline{Q}}_0$ Н Н Χ  $Q_0$ 

**Table 1. Function Table** 

(1) This configuration is nonstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.



# 9 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

A common application for the SN74LVC74A is a frequency divider. By connecting the  $\overline{\mathbb{Q}}$  output to the D input, the Q output toggles states on each positive edge of the incoming clock signal. Because it takes two positive edges, or two clock pulses, to complete one complete pulse on the output (one pulse to toggle from low to high, another to toggle from high to low), the incoming clock frequency is effectively divided by two.

## 9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 4. Frequency Divider

#### 9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Avoid bus contention because it can drive currents in excess of maximum limits. The high drive also creates fast edges into light loads, so consider routing and load conditions to prevent ringing.

#### 9.2.2 Detailed Design Procedure


- 1. Recommended input conditions:
  - For rise time and fall time specification, see  $(\Delta t/\Delta V)$  in Recommended Operating Conditions.
  - For specified high and low levels, see (V<sub>IH</sub> and V<sub>IL</sub>) in Recommended Operating Conditions.
  - Inputs are overvoltage tolerant allowing them to go as high as (V<sub>I</sub> max) in Recommended Operating Conditions at any valid V<sub>CC</sub>.
- 2. Recommended maximum output conditions:
  - Load currents must not exceed (I<sub>O</sub> max) per output and must not exceed (Continuous current through V<sub>CC</sub> or GND) total current for the part. These limits are located in *Absolute Maximum Ratings*.
  - Outputs must not be pulled above V<sub>CC</sub>.


Copyright © 1993–2017, Texas Instruments Incorporated Submit Documentation Feedback



# **Typical Application (continued)**

## 9.2.3 Application Curves







# 10 Power Supply Recommendations

The power supply may be any voltage between the minimum and maximum supply voltage rating located in *Recommended Operating Conditions*.

Each  $V_{CC}$  terminal must have a good bypass capacitor to prevent power disturbance. A 0.1- $\mu$ F capacitor is recommended for devices with a single supply. If there are multiple  $V_{CC}$  terminals, then 0.01- $\mu$ F or 0.022- $\mu$ F capacitors are recommended for each power terminal. It is permissible to parallel multiple bypass capacitors to reject different frequencies of noise. Multiple bypass capacitors may be paralleled to reject different frequencies of noise. The bypass capacitor must be installed as close to the power terminal as possible for the best results.

# 11 Layout

#### 11.1 Layout Guidelines

Inputs must not float when using multiple bit logic devices. In many cases, functions or parts of functions of digital logic devices are unused. Some examples include situations when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 7 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, they are tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient.

## 11.2 Layout Example



Figure 7. Layout Diagram

Copyright © 1993–2017, Texas Instruments Incorporated Submit Documentation Feedback



# 12 Device and Documentation Support

#### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

Implications of Slow or Floating CMOS Inputs (SCBA004)

#### 12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 2. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN54LVC74A	Click here	Click here	Click here	Click here	Click here
SN74LVC74A	Click here	Click here	Click here	Click here	Click here

## 12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 12.4 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

# 12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





22-Jul-2020

## **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9761601Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9761601Q2A SNJ54LVC 74AFK	Samples
5962-9761601QCA	ACTIVE	CDIP	J	14	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	5962-9761601QC A SNJ54LVC74AJ	Samples
5962-9761601QDA	ACTIVE	CFP	W	14	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9761601QD A SNJ54LVC74AW	Samples
5962-9761601VDA	ACTIVE	CFP	W	14	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9761601VD A SNV54LVC74AW	Samples
SN74LVC74AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC74A	Samples
SN74LVC74ADBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC74A	Samples
SN74LVC74ADBRG4	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC74A	Samples
SN74LVC74ADE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC74A	Samples
SN74LVC74ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC74A	Samples
SN74LVC74ADRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC74A	Samples
SN74LVC74ADT	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC74A	Samples
SN74LVC74ANSR	ACTIVE	so	NS	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC74A	Samples
SN74LVC74APW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC74A	Samples
SN74LVC74APWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC74A	Samples



www.ti.com

# **PACKAGE OPTION ADDENDUM**

22-Jul-2020

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	<b>Device Marking</b> (4/5)	Samples
SN74LVC74APWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	LC74A	Samples
SN74LVC74APWRE4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC74A	Samples
SN74LVC74APWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC74A	Samples
SN74LVC74APWT	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC74A	Samples
SN74LVC74APWTG4	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC74A	Samples
SN74LVC74ARGYR	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LC74A	Samples
SNJ54LVC74AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9761601Q2A SNJ54LVC 74AFK	Samples
SNJ54LVC74AJ	ACTIVE	CDIP	J	14	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	5962-9761601QC A SNJ54LVC74AJ	Samples
SNJ54LVC74AW	ACTIVE	CFP	W	14	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9761601QD A SNJ54LVC74AW	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

# PACKAGE OPTION ADDENDUM



22-Jul-2020

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54LVC74A, SN54LVC74A-SP, SN74LVC74A:

Catalog: SN74LVC74A, SN54LVC74A

Automotive: SN74LVC74A-Q1, SN74LVC74A-Q1

● Enhanced Product: SN74LVC74A-EP, SN74LVC74A-EP

Military: SN54LVC74A

Space: SN54LVC74A-SP

#### NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications



# **PACKAGE OPTION ADDENDUM**

22-Jul-2020

• Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 17-Jul-2020

# TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
ſ	P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC74ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LVC74ADT	SOIC	D	14	250	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LVC74ANSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LVC74APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC74APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC74APWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC74APWT	TSSOP	PW	14	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 17-Jul-2020



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC74ADR	SOIC	D	14	2500	367.0	367.0	38.0
SN74LVC74ADT	SOIC	D	14	250	210.0	185.0	35.0
SN74LVC74ANSR	SO	NS	14	2000	367.0	367.0	38.0
SN74LVC74APWR	TSSOP	PW	14	2000	367.0	367.0	35.0
SN74LVC74APWR	TSSOP	PW	14	2000	364.0	364.0	27.0
SN74LVC74APWRG4	TSSOP	PW	14	2000	367.0	367.0	35.0
SN74LVC74APWT	TSSOP	PW	14	250	367.0	367.0	35.0

# FK (S-CQCC-N\*\*)

# LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



# RGY (S-PVQFN-N14)

# PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-2/P 03/14

NOTE: All linear dimensions are in millimeters



# RGY (S-PVQFN-N14)

# PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



# **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# W (R-GDFP-F14)

# CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14



CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
   Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
   Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



# D (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
  - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# DB (R-PDSO-G\*\*)

# PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated