- Ultrafast Operation . . . 7.6 ns (Typ)
- Low Positive Supply Current 10.6 mA (Typ)
- Operates From a Single 5-V Supply or From a Split ±5-V Supply
- Complementary Outputs
- Low Offset Voltage
- No Minimum Slew Rate Requirement
- Output Latch Capability
- Functional Replacement to the LT1016

description

The TL3016 is an ultrafast comparator designed to interface directly to TTL logic while operating from either a single 5-V power supply or dual ±5-V supplies. It features extremely tight offset voltage and high gain for precision applications. It has complementary outputs that can be latched using the LATCH ENABLE terminal. Figure 1 shows the positive supply current of this comparator. The TL3016 only requires 10.6 mA (typical) to achieve a propagation delay of 7.6 ns.


The TL3016 is a pin-for-pin functional replacement for the LT1016 comparator, offering higher speed operation but consuming half the power.

AVAILABLE OPTIONS


	PACKAG	ED DEVICES	CUID
TA	SMALL OUTLINE† (D)	TSSOP (PW)	CHIP FORM [‡] (Y)
0°C to 70°C	TL3016CD	TL3016CPWLE	TL3016Y
-40°C to 85°C	TL3016ID	TL3016IPWLE	_

[†] The PW packages are available left-ended taped and reeled only. ‡ Chip forms are tested at T_A = 25°C only.


D AND PW PACKAGE (TOP VIEW)



symbol (each comparator)



POSITIVE SUPPLY CURRENT vs FREE-AIR TEMPERATURE






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



TL3016Y chip information

This chip displays characteristics similar to the TL3016C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



COMPONENT COUNT								
Bipolars	53							
MOSFETs	49							
Resistors	46							
Capacitors	14							



TL3016, TL3016Y ULTRA-FAST LOW-POWER PRECISION COMPARATORS

SLCS130D - MARCH 1997 - REVISED MARCH 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{DD} (see Note 1)	– 7 V to 7 \
Differential input voltage, V _{ID} (see Note 2)	
Input voltage range, V ₁	
Input voltage, V _I (LATCH ENABLE)	
Output current, I _O	
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	–40°C to 85°C
Storage temperature range, T _{sta}	– 65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.

2. Differential voltages are at IN+ with respect to IN-.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{\scriptsize A}} \leq 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW
PW	525 mW	4.2 mW/°C	336 mW



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

TL3016, TL3016Y ULTRA-FAST LOW-POWER PRECISION COMPARATORS

SLCS130D - MARCH 1997 - REVISED MARCH 2000

electrical characteristics at specified operating free-air temperature, V_{DD} = ± 5 V, V_{LE} = 0 (unless otherwise noted)

No Input offset voltage TA = 25°C TA = full range TA = 25°C TA = full range TA = 25°C TA = full range TA = 5°C TA = full range TA		DADAMETED			TL30160	;		TL3016I		UNIT
Input offset voltage T _A = full range 3.5		PARAWETER	TEST CONDITIONS!	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNII
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V10	Input offset voltage	T _A = 25°C		0.5	3		0.5	3	m\/
Input offset voltage Input offset voltage Input offset current Input offset curren	VIO	input onset voltage	T _A = full range			3.5			3.5	IIIV
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ανιο				-4.8			-4.5		μV/°C
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	li o	Input offset current	T _A = 25°C		0.1	0.6		0.1	0.6	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	110	input onset current	T _A = full range			0.9			1.3	μΑ
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	l.s	Input hige current	T _A = 25°C		6	10		6	10	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ΙΊΒ	input bias current	T _A = full range			10			10	μΑ
CMRR Common-mode rejection ratio -3.75 ≤ V _{IC} ≤ 3.5 V, T _A = 25°C 80 97 80 97 dB MSVR Supply-voltage rejection ratio Positive supply: 4.6 V ≤ +V _{DD} ≤ 5.4 V, T _A = 25°C 60 72 60 72 dB WOL Low-level output voltage I(sink) = 4 mA, T _A = 25°C Negative supply: -7 V ≤ -V _{DD} ≤ -2 V, T _A = 25°C 80 100 80 100 80 100 MV MV MV MV 4 mA, T _A = 25°C Negative supply: -7 V ≤ -V _{DD} ≤ -2 V, T _A = 25°C 80 100 80 100 80 100 MV MX	\/	Common-mode input	$V_{DD} = \pm 5 \text{ V}$	-3.75		3.5	-3.75		3.5	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	VICR	voltage range	V _{DD} = 5 V	1.25		3.5	1.25		3.5	v
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	CMRR	•	$-3.75 \le V_{IC} \le 3.5 \text{ V}, \qquad T_A = 25^{\circ}\text{C}$	80	97		80	97		dB
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	le = 1 ==			60	72		60	72		40
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	KSVR			80	100		80	100		αв
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Va	Low lovel output voltage			500	600		500	600	m\/
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	VOL	Low-level output voltage	$ \begin{aligned} &I_{\left(\text{sink}\right)} = 10 \text{ mA}, & \text{V+} \leq 4.6 \text{ V}, \\ &T_{A} = 25^{\circ}\text{C} \end{aligned} $		750			750		IIIV
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	\/-··	High level output voltage		3.6	3.9		3.6	3.9		V
DD Negative supply current TA = full range -1.8 -1.3 -2.4 -1.3	VOH	nigri-iever output voitage		3.4	3.7		3.4	3.7		V
Negative supply current V		Positive supply current	T. – full range		10.6	12.5		10.6	12.5	m A
VIL (LATCH ENABLE) 0.8 0.8 V VIH High-level input voltage (LATCH ENABLE) 2 2 V Low-level input current VLE = 0 0 1 0 1	DD	Negative supply current	TA = Tull Tarige	-1.8	-1.3		-2.4	-1.3		IIIA
VIH (LATCH ENABLE) Low-level input current VLE = 0 0 1 0 1	V _{IL}					0.8			0.8	V
III "AATOM TANAN	VIH			2			2			V
[II] ((ATOU ENABLE)	1	Low-level input current	V _{LE} = 0		0	1		0	1	
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	اال	(LATCH ENABLE)	V _{LE} = 2 V		24	39		24	45	μΑ

[†] Full range for the TL3016C is $T_A = 0^{\circ}$ C to 70° C. Full range for the TL3016I is $T_A = -40^{\circ}$ C to 85° C. ‡ All typical values are measures with $T_A = 25^{\circ}$ C.



SLCS130D - MARCH 1997 - REVISED MARCH 2000

switching characteristics, V_{DD} = ± 5 V, V_{LE} = 0 (unless otherwise noted)

PARAMETER		TEST 001	TEST CONDITIONS†			TL3016C				UNIT
	FANAMETER					MAX	MIN	TYP	MAX	UNIT
		$\Delta V_{\parallel} = 100 \text{ mV},$	T _A = 25°C		7.8	10		7.8	10	
 			T _A = full range		7.8	11.2		7.8	12.2	20
^t pd1	Propagation delay time‡	$\Delta V_{I} = 100 \text{ mV},$	T _A = 25°C		7.6	10		7.6	10	ns
		$V_{OD} = 20 \text{ mV}$	T _A = full range		7.6	11.2		7.6	12.2	
tsk(p)	Pulse skew (t _{pd+} - t _{pd-})	$\Delta V_I = 100 \text{ mV},$ $T_A = 25^{\circ}\text{C}$	$V_{OD} = 5 \text{ mV},$		0.5			0.5		ns
t _{su}	Setup time, LATCH ENABLE				2.5			2.5		ns

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
		vs Input voltage	2
Icc	Positive supply current	vs Frequency	3
		vs Free-air temperature	4
ICC	Negative supply current	vs Free-air temperature	5
		vs Overdrive voltage	6
		vs Supply voltage	7
tpd	Propagation delay time	vs Input impedance	8
		vs Load capacitance	9
		vs Free-air temperature	10
VIC	Common-mode input voltage	vs Free-air temperature	11
	Input threshold voltage (LATCH ENABLE)	vs Free-air temperature	12
\/-	Output valtage	vs Output source current	13
۷o	Output voltage	vs Output sink current	14
II	Input current (LATCH ENABLE)	vs Input voltage	15





TFull range for the TL3016C is 0°C to 70°C. Full range for the TL3016I is -40° C to 85°C.


† tpd1 cannot be measured in automatic handling equipment with low values of overdrive. The TL3016 is 100% tested with a 1-V step and 500-mV overdrive at TA = 25°C only. Correlation tests have shown that tpd1 limits given can be ensured with this test, if additional dc tests are performed to ensure that all internal bias conditions are correct. For low overdrive conditions, Vos is added to the overdrive.


SLCS130D - MARCH 1997 - REVISED MARCH 2000

TYPICAL CHARACTERISTICS













NEGATIVE SUPPLY CURRENT

TYPICAL CHARACTERISTICS












TYPICAL CHARACTERISTICS







vs FREE-AIR TEMPERATURE V_{IT} – Input Threshold Voltage (LATCH ENABLE) – V $V_{CC} = \pm 5 V$ 1.8 1.6 1.4 1.2 1 0.8 0.6 0.4 0.2 -50 -25 25 50 75 100 125 TA - Free-Air Temperature - °C Figure 12

INPUT THRESHOLD VOLTAGE (LATCH ENABLE)



TYPICAL CHARACTERISTICS









24-Aug-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TL3016CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	3016C	Samples
TL3016CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	3016C	Samples
TL3016CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	3016C	Samples
TL3016CPW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	T3016	Samples
TL3016CPWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	T3016	Samples
TL3016ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	3016I	Samples
TL3016IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	3016I	Samples
TL3016IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	3016I	Samples
TL3016IPW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	Z3016	Samples
TL3016IPWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	Z3016	Samples
TL3016IPWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	Z3016	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



PACKAGE OPTION ADDENDUM

24-Aug-2018

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Feb-2019

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL3016CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL3016CPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TL3016IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL3016IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

www.ti.com 26-Feb-2019



*All dimensions are nominal

7 III GITTIOTOTOTO GIO TIOTITICA							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL3016CDR	SOIC	D	8	2500	350.0	350.0	43.0
TL3016CPWR	TSSOP	PW	8	2000	367.0	367.0	35.0
TL3016IDR	SOIC	D	8	2500	350.0	350.0	43.0
TL3016IPWR	TSSOP	PW	8	2000	367.0	367.0	35.0



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated