

### **General Description**

The MAX4014/MAX4017/MAX4019/MAX4022 are precision, closed-loop, gain of +2 (or -1) buffers featuring high slew rates, high output current drive, and low differential gain and phase errors. These single-supply devices operate from +3.15V to +11V, or from ±1.575V to ±5.5V dual supplies. The input voltage range extends 100mV beyond the negative supply rail and the outputs swing Rail-to-Rail®.

These devices require only 5.5mA of quiescent supply current while achieving a 200MHz -3dB bandwidth and a 600V/µs slew rate. In addition, the MAX4019 has a disable feature that reduces the supply current to 400µA. Input voltage noise for these parts is only 10nV/√Hz and input current noise is only 1.3pA/√Hz. This buffer family is ideal for low-power/low-voltage applications that require wide bandwidth, such as video, communications, and instrumentation systems. For space-sensitive applications, the MAX4014 comes in a tiny 5-pin SOT23 package.

### **Selector Guide**

PART	NO. OF AMPS	ENABLE	PIN-PACKAGE
MAX4014	1	No	5-Pin SOT23
MAX4017	2	No	8-Pin SO/μMAX
MAX4019	3	Yes	14-Pin SO, 16-Pin QSOP
MAX4022	4	No	14-Pin SO, 16-Pin QSOP
	•		

### **Applications**

Portable/Battery-Powered Instruments Video Line Driver Analog-to-Digital Converter Interface CCD Imaging Systems Video Routing and Switching Systems

Rail-to-Rail is a registered trademark of Nippon Motorola Ltd.


#### **Features**

- ♦ Internal Precision Resistors for Closed-Loop Gains of +2 or -1
- ♦ High Speed: 200MHz -3dB Bandwidth 30MHz 0.1dB Gain Flatness (6MHz min) 600V/µs Slew Rate
- ♦ Single 3.3V/5.0V Operation
- ♦ Outputs Swing Rail-to-Rail
- ♦ Input Voltage Range Extends Beyond VEE
- ♦ Low Differential Gain/Phase: 0.04%/0.02°
- ♦ Low Distortion at 5MHz:
  - -78dBc Spurious-Free Dynamic Range
  - -75dB Total Harmonic Distortion
- ♦ High Output Drive: ±120mA
- ♦ Low, 5.5mA Supply Current
- ♦ 400µA Shutdown Supply Current
- ♦ Space-Saving SOT23-5, µMAX, or QSOP Packages

### **Ordering Information**

PART	TEMP. RANGE	PIN- PACKAGE	SOT TOP MARK	
MAX4014EUK	-40°C to +85°C	5 SOT23-5	ABZQ	
MAX4017ESA	-40°C to +85°C	8 SO	_	
MAX4017EUA	-40°C to +85°C	8 µMAX	_	
MAX4019ESD	-40°C to +85°C	14 SO	_	
MAX4019EEE	-40°C to +85°C	16 QSOP	_	
MAX4022ESD	-40°C to +85°C	14 SO	_	
MAX4022EEE	-40°C to +85°C	16 QSOP	_	

### Typical Operating Circuit



Maxim Integrated Products 1

MIXIM

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage (V <sub>CC</sub> to V <sub>EE</sub> )12V
IN, IN_+, OUT_, EN(VEE - 0.3V) to (VCC + 0.3V)
Output Short-Circuit Duration to VCC or VEEContinuous
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )
5-pin SOT23 (derate 7.1mW/°C above+70°C)571mW
8-pin SO (derate 5.9mW/°C above +70°C)471mW

8-pin μMAX (derate 4.1mW/°C above +70°C	C)330mW
14-pin SO (derate 8.3mW/°C above +70°C)	667mW
16-pin QSOP (derate 8.3mW/°C above +70	°C)667mW
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	
Lead Temperature (soldering, 10sec)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or at any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### DC ELECTRICAL CHARACTERISTICS

(VCC = +5V, VEE = 0V, IN\_- =0V, EN\_ = 5V, RL =  $\infty$  to ground, VOUT = VCC / 2, noninverting configuration, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS			MIN	TYP	MAX	UNITS	
Input Voltage Penge	Vivi	IN_+		V <sub>EE</sub> - 0.1		V <sub>CC</sub> - 2.25	V		
Input Voltage Range	VIN	IN			V <sub>EE</sub> - 0.1		V <sub>CC</sub> + 0.1	V	
Input Offset Voltage	Vos	$R_L = 50\Omega$				4	20	mV	
Input Offset Voltage Drift	TCvos					8		μV/°C	
Input Offset Voltage Matching		Any channels for MAX4017/MAX40	19/M	AX4022		±1		mV	
Input Bias Current	lΒ	IN_+ (Note 2)				5.4	20	μΑ	
Input Resistance	R <sub>IN</sub>	IN_+, over input v	oltag	e range		3		MΩ	
Voltage Gain	Ay	$R_L \ge 50\Omega$ , (VEE +	0.5V)	) ≤ V <sub>OUT</sub> ≤ (V <sub>CC</sub> - 2.0V)	1.9	2	2.1	V/V	
Output Resistance	Rout	f = DC				25		mΩ	
Output Current	lour.	$R_L = 20\Omega$ to $V_{CC}$	or	T <sub>A</sub> = +25°C	±70	±120			
Output Current	lout	VEE		TA = TMIN to TMAX	±60			mA	
Short-Circuit Output Current	Isc	Sinking or sourcin	ıg			±150		mA	
Output Voltage Swing	Vouт	$R_L = 50\Omega$		Vcc - Voh		1.60	2.00		
				VOL - VEE		0.04	0.50		
		D 1500		V <sub>CC</sub> - V <sub>OH</sub>		0.75	1.50		
		$R_L = 150\Omega$		V <sub>OL</sub> - V <sub>EE</sub>		0.04	0.50	V	
		$R_L = 2k\Omega$ $VCC - VOH$ $VOL - VEE$		Vcc - Voh		0.06			
					0.06				
		V <sub>CC</sub> = 5V, V <sub>EE</sub> = 0V, V <sub>OUT</sub> = 2V		46	57				
Power-Supply Rejection Ratio (Note 3)	PSRR	V <sub>CC</sub> = 5V, V <sub>EE</sub> = -5V, V <sub>OUT</sub> = 0V		54	66		dB		
(Note 3)		V <sub>CC</sub> = 3.3V, V <sub>EE</sub> = 0V, V <sub>OUT</sub> = 0.9V			45				
Operating Supply-Voltage Range		V <sub>CC</sub> to V <sub>EE</sub>		3.15		11.0	V		
Disabled Output Resistance	Rout(off)	MAX4019, EN_ = 0V, 0V ≤ V <sub>OUT</sub> ≤ 5V			1		kΩ		
EN_ Logic-Low Threshold	V <sub>IL</sub>	MAX4019				V <sub>CC</sub> - 2.6	V		
EN_ Logic-High Threshold	VIH	MAX4019		Vcc - 1.5			V		
EN_ Logic Input Low Current	I <sub>IL</sub>	MAX4019		+ 0.2V) ≤ EN_ ≤ V <sub>CC</sub>		0.5		μA	
					200	550	μ <u>Λ</u>		
EN_ Logic Input High Current	lін	MAX4019, EN_ = VCC			0.5	10	μΑ		
Quiescent Supply Current	loo	Enabled (EN_ = V <sub>CC)</sub>			5.5	8.0	mΛ		
(per Buffer)	l cc	MAX4019, disabled (EN_ = VEE)			0.4	0.7	- mA		

### **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = +5V, VEE = 0V, IN_{-} = 0V, EN_{-} = 5V, R_{L} = 100\Omega$  to ground, noninverting configuration,  $T_{A} = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_{A} = +25^{\circ}C$ .)

PARAMETER	SYMBOL	CONDITIONS			TYP	MAX	UNITS	
Small-Signal -3dB Bandwidth	BWSS	$V_{OUT} = 20 \text{mVp-p}$			200		MHz	
Large-Signal -3dB Bandwidth	BWLS	Vout = 2Vp-p			140		MHz	
Bandwidth for 0.1dB Gain Flatness	BW <sub>0.1dB</sub>	Vout = 20mVp-p (No	te 4)	6	30		MHz	
Slew Rate	SR	V <sub>OUT</sub> = 2V step			600		V/µs	
Settling Time to 0.1%	ts	V <sub>OUT</sub> = 2V step			45		ns	
Rise/Fall Time	t <sub>R</sub> , t <sub>F</sub>	V <sub>OUT</sub> = 100mVp-p			1		ns	
Spurious-Free Dynamic Range	SFDR	$f_C = 5MHz$ , $V_{OUT} = 2$	Vp-p		-78		dBc	
			Second harmonic		-78		-ID -	
Harmania Diatortian	ПD	V <sub>OUT</sub> = 2Vp-p,	Third harmonic		-82			
	$f_C = 5MHz$	Total harmonic distortion		-75		dBc		
Third-Order Intercept	IP3	f = 10.0MHz			35		dBm	
Input 1dB Compression Point		$f_C = 10MHz$ , $A_{VCL} = +2V/V$			11		dBm	
Differential Phase Error	DP	NTSC, $R_L = 150\Omega$			0.02		degrees	
Differential Gain Error	DG	NTSC, $R_L = 150\Omega$			0.04		%	
Input Noise Voltage Density	en	f = 10kHz			10		nV/√Hz	
Input Noise Current Density	in	f = 10kHz			1.3		pA/√Hz	
Input Capacitance	CIN				1		рF	
Disabled Output Capacitance	C <sub>OUT</sub> (OFF)	MAX4019, EN_ = 0V			2		рF	
Output Impedance	Z <sub>OUT</sub>	f = 10MHz			6		Ω	
Buffer Enable Time	ton	MAX4019			100		ns	
Buffer Disable Time	toff	MAX4019			1		μs	
Buffer Gain Matching		MAX4017/MAX4019/N f = 10MHz, V <sub>OUT</sub> = 20		0.1		dB		
Buffer Crosstalk	X <sub>TALK</sub>	MAX4017/MAX4019/N f = 10MHz, V <sub>OUT</sub> = 2 <sup>V</sup>		-95		dB		

Note 1: The MAX4014EUK is 100% production tested at T<sub>A</sub> = +25°C. Specifications over temperature limits are guaranteed by design.


**Note 2:** Tested with  $V_{OUT} = +2.5V$ .

Note 3: PSRR for single +5V supply tested with  $V_{EE} = 0V$ ,  $V_{CC} = +4.5V$  to +5.5V; for dual ±5V supply with  $V_{EE} = -4.5V$  to -5.5V,  $V_{CC} = +4.5V$  to +5.5V; and for single +3V supply with  $V_{EE} = 0V$ ,  $V_{CC} = +3.15V$  to +3.45V.

Note 4: Guaranteed by design.


### **Typical Operating Characteristics**

(V<sub>CC</sub> = +5V, V<sub>EE</sub> = 0V, A<sub>VCL</sub> = +2, R<sub>L</sub> = 150 $\Omega$  to V<sub>CC</sub> / 2, T<sub>A</sub> = +25°C, unless otherwise noted.)




### **Typical Operating Characteristics**

 $(V_{CC} = +5V, V_{EE} = 0V, A_{VCL} = +2, R_L = 150\Omega \text{ to } V_{CC} / 2, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 



### **Typical Operating Characteristics**

 $(V_{CC} = +5V, V_{EE} = 0V, A_{VCL} = +2, R_L = 150\Omega \text{ to } V_{CC} / 2, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 



### Pin Description

		Р	IN						
MAX4014	MAX4017	MAX4019		MAX4022		MAX4022		NAME	FUNCTION
SOT23-5	SO/µMAX	so	QSOP	so	QSOP				
_	_	_	8, 9	_	8, 9	N.C.	No Connect. Not internally connected. Tie to ground or leave open.		
1	_	_	_	_	_	OUT	Amplifier Output		
2	4	11	13	11	13	VEE	Negative Power Supply or Ground (in single-supply operation)		
3	_	_	_	_	_	IN+	Noninverting Input		
4	_	_	_	_	_	IN-	Inverting Input		
5	8	4	4	4	4	Vcc	Positive Power Supply		
_	1	7	7	1	1	OUTA	Amplifier A Output		
_	2	6	6	2	2	INA-	Amplifier A Inverting Input		
_	3	5	5	3	3	INA+	Amplifier A Noninverting Input		
_	7	8	10	7	7	OUTB	Amplifier B Output		
_	6	9	11	6	6	INB-	Amplifier B Inverting Input		
_	5	10	12	5	5	INB+	Amplifier B Noninverting Input		
_	_	14	16	8	10	OUTC	Amplifier C Output		
_	_	13	15	9	11	INC-	Amplifier C Inverting Input		
_	_	12	14	10	12	INC+	Amplifier C Noninverting Input		
_	_	_	_	14	16	OUTD	Amplifier D Output		
_	_	_	_	13	15	IND-	Amplifier D Inverting Input		
_	_	_	_	12	14	IND+	Amplifier D Noninverting Input		
_	_	1	1	_	_	ENA	Enable Input for Amplifier A		
_	_	3	3	_	_	ENB	Enable Input for Amplifier B		
_	_	2	2	_	_	ENC	Enable Input for Amplifier C		

### **Detailed Description**

The MAX4014/MAX4017/MAX4019/MAX4022 are single-supply, rail-to-rail output, voltage-feedback, closed-loop buffers that employ current-feedback techniques to achieve 600V/µs slew rates and 200MHz bandwidths. These buffers use internal 500 $\Omega$  resistors to provide a preset closed-loop gain of +2V/V in the non-inverting configuration or -1V/V in the inverting configuration. Excellent harmonic distortion and differential gain/phase performance make these buffers an ideal choice for a wide variety of video and RF signal-processing applications.

Local feedback around the buffer's output stage ensures low output impedance, which reduces gain sensitivity to load variations. This feedback also produces demand-driven current bias to the output transistors for ±120mA drive capability, while constraining total supply current to less than 7mA.

### **Applications Information**

#### **Power Supplies**

These devices operate from a single +3.15V to +11V power supply or from dual supplies of  $\pm 1.575V$  to  $\pm 5.5V$ . For single-supply operation, bypass the VCC pin to ground with a  $0.1\mu F$  capacitor as close to the pin as possible. If operating with dual supplies, bypass each supply with a  $0.1\mu F$  capacitor.

#### **Selecting Gain Configuration**

Each buffer in the MAX4014 family can be configured for a voltage gain of +2V/V or -1V/V. For a gain of

+2V/V, ground the inverting terminal. Use the noninverting terminal as the signal input of the buffer (Figure 1a). Grounding the noninverting terminal and using the inverting terminal as the signal input configures the buffer for a gain of -1V/V (Figure 1b).

Since the inverting input exhibits a  $500\Omega$  input impedance, terminate the input with a  $56\Omega$  resistor when the device is configured for an inverting gain in  $50\Omega$  applications (terminate with  $88\Omega$  in  $75\Omega$  applications). Terminate the input with a  $49.9\Omega$  resistor in the noninverting case. Output terminating resistors should directly match cable impedances in either configuration.

#### **Layout Techniques**

Maxim recommends using microstrip and stripline techniques to obtain full bandwidth. To ensure that the PC board does not degrade the buffer's performance, design it for a frequency greater than 1GHz. Pay careful attention to inputs and outputs to avoid large parasitic capacitance. Whether or not you use a constant-impedance board, observe the following guidelines when designing the board:

- Don't use wire-wrapped boards. They are too inductive.
- Don't use IC sockets. They increase parasitic capacitance and inductance.
- Use surface-mount instead of through-hole components for better high-frequency performance.
- Use a PC board with at least two layers; it should be as free from voids as possible.
- Keep signal lines as short and as straight as possible. Do not make 90° turns; round all corners.




Figure 1a. Noninverting Gain Configuration ( $A_V = +2V/V$ )




Figure 1b. Inverting Gain Configuration ( $A_V = -1V/V$ )




Figure 2. Enable Logic-Low Input Current vs. Enable Logic-Low Threshold




Figure 3. Circuit to Reduce Enable Logic-Low Input Current

#### **Input Voltage Range and Output Swing**

The input range for the MAX4014 family extends from (VEE - 100mV) to (VCC - 2.25V). Input ground sensing increases the dynamic range for single-supply applications. The outputs drive a  $2k\Omega$  load to within 60mV of the power-suply rails. With heavier loads, the output swing is reduced as shown in the *Electrical Characteristics* and the *Typical Operating Characteristics*. As the load increases, the input range is effectively limited by




Figure 4. Enable Logic-Low Input Current vs. Enable Logic-Low Threshold with  $10k\Omega$  Series Resistor

the output-drive capability, since the buffers have a fixed voltage gain of +2 or -1.

For example, a  $50\Omega$  load can typically be driven from 40mV above VEE to 1.6V below VCC, or 40mV to 3.4V when operating from a single +5V supply. If the buffer is operated in the noninverting, gain of +2 configuration with the inverting input grounded, the effective input voltage range becomes 20mV to 1.7V, instead of the -100mV to 2.75V indicated by the *Electrical Characteristics*. Beyond the effective input range, the buffer output is a nonlinear function of the input, but it will not undergo phase reversal or latchup.

#### Enable

The MAX4019 has an enable feature (EN\_) that allows the buffer to be placed in a low-power state. When the buffers are disabled, the supply current will not exceed  $550\mu$ A per buffer.

As the voltage at the EN\_ pin approaches the negative supply rail, the EN\_ input current rises. Figure 2 shows a graph of EN\_ input current versus EN\_ pin voltage. Figure 3 shows the addition of an optional resistor in series with the EN pin, to limit the magnitude of the current increase. Figure 4 displays the resulting EN pin input current to voltage relationship.




Figure 5. Input Protection Circuit




Figure 6. Small-Signal Gain vs. Frequency with Load Capacitance and No Isolation Resistor

#### Disabled Output Resistance

The MAX4014/MAX4017/MAX4019/MAX4022 include internal protection circuitry that prevents damage to the precision input stage from large differential input voltages, as shown in Figure 5. This protection circuitry consists of five back-to-back Schottky diodes between IN\_+ and IN\_-. These diodes lower the disabled output resistance from  $1k\Omega$  to  $500\Omega$  when the output voltage is 3V greater or less than the voltage at IN\_+. Under these




Figure 7. Driving a Capacitive Load through an Isolation Resistor

conditions, the input protection diodes will be forward biased, lowering the disabled output resistance to  $500\Omega$ .

### Output Capacitive Loading and Stability

The MAX4014/MAX4017/MAX4019/MAX4022 provide maximum AC performance with no load capacitance. This is the case when the load is a properly terminated transmission line. However, they are designed to drive up 25pF of load capacitance without oscillating, but with reduced AC performance.

Driving large capacitive loads increases the chance of oscillations occurring in most amplifier circuits. This is especially true for circuits with high loop gains, such as voltage followers. The buffer's output resistance and the load capacitor combine to add a pole and excess phase to the loop response. If the frequency of this pole is low enough to interfere with the loop response and degrade phase margin sufficiently, oscillations can occur.

A second problem when driving capacitive loads results from the amplifier's output impedance, which looks inductive at high frequencies. This inductance forms an L-C resonant circuit with the capacitive load, which causes peaking in the frequency response and degrades the amplifier's gain margin.

Figure 6 shows the frequency response of the MAX4014/ MAX4017/MAX4019/MAX4022 under different capacitive loads. To drive loads with greater than 25pF of capacitance or to settle out some of the peaking, the output requires an isolation resistor like the one shown in





Figure 8. Capacitive Load vs. Isolation Resistance







Figure 9. Small-Signal Gain vs. Frequency with Load Capacitance and  $27\Omega$  Isolation Resistor

Coaxial cables and other transmission lines are easily driven when properly terminated at both ends with their characteristic impedance. Driving back-terminated transmission lines essentially eliminates the lines' capacitance.

Pin Configurations



### **Chip Information**

PART NUMBER	NO. OF TRANSISTORS			
MAX4014	95			
MAX4017	190			
MAX4019	299			
MAX4022	362			

SUBSTRATE CONNECTED TO VEE

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12 \_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

### Maxim Integrated:

<u>MAX4019EE++</u> <u>MAX4019EE++T</u> <u>MAX4019ESD+</u> <u>MAX4022EEE++</u> <u>MAX4022EEE+T</u> <u>MAX4022ESD++</u> MAX4022ESD+T