
SN54HC4040, SN74HC4040 12-BIT ASYNCHRONOUS BINARY COUNTERS

SCLS160D - DECEMBER 1982 - REVISED SEPTEMBER 2003


- Wide Operating Voltage Range of 2 V to 6 V
- Outputs Can Drive Up To 10 LSTTL Loads
- Low Power Consumption, 80-μA Max I_{CC}

SN54HC4040 . . . J OR W PACKAGE SN74HC4040 . . . D, DB, N, NS, OR PW PACKAGE (TOP VIEW)



- Typical t_{pd} = 12 ns
- ±4-mA Output Drive at 5 V
- Low Input Current of 1 μA Max

SN54HC4040 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

description/ordering information

The 'HC4040 devices are 12-stage asynchronous binary counters, with the outputs of all stages available externally. A high level at the clear (CLR) input asynchronously clears the counter and resets all outputs low. The count is advanced on a high-to-low transition at the clock (CLK) input. Applications include time-delay circuits, counter controls, and frequency-dividing circuits.

ORDERING INFORMATION

| TA | PACKAGE [†] | PACKAGE [†] | ORDERABLE PART NUMBER | TOP-SIDE MARKING | | | | | |
|----------------|----------------------|----------------------|---------------------------|---------------------|--|--|--|--|--|
| | PDIP – N | Tube of 25 | SN74HC4040N | SN74HC4040N | | | | | |
| | | Tube of 40 | Tube of 40 SN74HC4040D | | | | | | |
| | SOIC - D | Reel of 2500 | Reel of 2500 SN74HC4040DR | | | | | | |
| | | Reel of 250 | Reel of 250 SN74HC4040DT | | | | | | |
| -40°C to 85°C | SOP - NS | Reel of 2000 | SN74HC4040NSR | HC4040 | | | | | |
| | SSOP - DB | Reel of 2000 | SN74HC4040DBR | HC4040 | | | | | |
| | | Tube of 90 | | | | | | | |
| | TSSOP - PW | Reel of 2000 | SN74HC4040PWR | HC4040 | | | | | |
| | | Reel of 250 | SN74HC4040PWT | | | | | | |
| | CDIP – J | Tube of 25 | SNJ54HC4040J | SNJ54HC4040J | | | | | |
| -55°C to 125°C | CFP – W | Tube of 150 | SNJ54HC4040W | SNJ54HC4040W | | | | | |
| | LCCC – FK | Tube of 55 | SNJ54HC4040FK | SNJ54HC4040FK | | | | | |

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



FUNCTION TABLE (each buffer)

| | INPU | ITS | FUNCTION |
|----|------|-----|-----------------------|
| CI | _K | CLR | FUNCTION |
| 1 | 1 | L | No change |
| | | L | Advance to next stage |
| > | < | Н | All outputs L |

logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, N, NS, PW, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V _{CC} –0.5 V | to 7 V |
|--|--------|
| Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1) ± 2 | 20 mA |
| Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) (see Note 1) | |
| Continuous output current, I_O ($V_O = 0$ to V_{CC}) ± 2 | 25 mA |
| Continuous current through V _{CC} or GND ±5 | 50 mA |
| Package thermal impedance, θ _{JA} (see Note 2): D package | 3°C/W |
| DB package 82 | 2°C/W |
| N package 67 | 7°C/W |
| NS package 64 | 4°C/W |
| PW package 108 | 8°C/W |
| Storage temperature range, T _{stg} –65°C to | 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS160D - DECEMBER 1982 - REVISED SEPTEMBER 2003

recommended operating conditions (see Note 3)

| | | | SN | 54HC40 | 40 | SN | 74HC40 | 40 | LINUT |
|-----------------|---------------------------------|-------------------------|------|--------|------|------|--------|------|-------|
| | | | MIN | NOM | MAX | MIN | NOM | MAX | UNIT |
| VCC | Supply voltage | | 2 | 5 | 6 | 2 | 5 | 6 | V |
| | | V _{CC} = 2 V | 1.5 | | | 1.5 | | | |
| \vee_{IH} | High-level input voltage | V _{CC} = 4.5 V | 3.15 | | | 3.15 | | | V |
| | | V _{CC} = 6 V | 4.2 | | | 4.2 | | | |
| | | V _{CC} = 2 V | | | 0.5 | | | 0.5 | |
| ٧ _{IL} | Low-level input voltage | V _{CC} = 4.5 V | | | 1.35 | | | 1.35 | V |
| | | VCC = 6 V | | | 1.8 | | | 1.8 | |
| ٧ _I | Input voltage | | 0 | | VCC | 0 | | VCC | V |
| ٧o | Output voltage | | 0 | | VCC | 0 | | VCC | V |
| | | V _{CC} = 2 V | | | 1000 | | | 1000 | |
| Δt/Δv† | Input transition rise/fall time | V _{CC} = 4.5 V | | | 500 | | | 500 | ns |
| | | VCC = 6 V | | | 400 | | | 400 | |
| TA | Operating free-air temperature | | -55 | | 125 | -40 | | 85 | °C |

This device is used in the threshold region (from V_{IL} max = 0.5 V to V_{IH} min = 1.5 V), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at t_t = 1000 ns and V_{CC} = 2 V does not damage the device; however, functionally, the CLK inputs are not ensured while in the shift, count, or toggle operating modes.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| DADAMETED | TF0T 00 | NOTIONS | | Т | A = 25°C | ; | SN54H | C4040 | SN74HC | 24040 | LINUT |
|-----------|----------------------|----------------------------|------------|------|----------|------|-------|-------|--------|-------|-------|
| PARAMETER | TEST CC | ONDITIONS | vcc | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNIT |
| | | | 2 V | 1.9 | 1.998 | | 1.9 | | 1.9 | | |
| | | $I_{OH} = -20 \mu A$ | 4.5 V | 4.4 | 4.499 | | 4.4 | | 4.4 | | |
| VOH | VI = VIH or VIL | | 6 V | 5.9 | 5.999 | | 5.9 | | 5.9 | | V |
| | | $I_{OH} = -4 \text{ mA}$ | 4.5 V | 3.98 | 4.3 | | 3.7 | | 3.84 | | |
| | | $I_{OH} = -5.2 \text{ mA}$ | 6 V | 5.48 | 5.8 | | 5.2 | | 5.34 | | |
| | | | 2 V | | 0.002 | 0.1 | | 0.1 | | 0.1 | |
| | | I _{OL} = 20 μA | 4.5 V | | 0.001 | 0.1 | | 0.1 | | 0.1 | |
| VOL | VI = VIH or VIL | | 6 V | | 0.001 | 0.1 | | 0.1 | | 0.1 | V |
| | | I _{OL} = 4 mA | 4.5 V | | 0.17 | 0.26 | | 0.4 | | 0.33 | |
| | | $I_{OL} = 5.2 \text{ mA}$ | 6 V | | 0.15 | 0.26 | | 0.4 | | 0.33 | |
| IĮ | $V_I = V_{CC}$ or 0 | • | 6 V | | ±0.1 | ±100 | | ±1000 | : | ±1000 | nA |
| Icc | $V_I = V_{CC}$ or 0, | IO = 0 | 6 V | | | 8 | | 160 | | 80 | μΑ |
| Ci | | | 2 V to 6 V | | 3 | 10 | | 10 | | 10 | pF |

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SN54HC4040, SN74HC4040 12-BIT ASYNCHRONOUS BINARY COUNTERS

SCLS160D - DECEMBER 1982 - REVISED SEPTEMBER 2003

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

| | | | ., | T _A = | 25°C | SN54H | C4040 | SN74H | C4040 | | | | | | | | | | |
|-----------------|-------------------------------------|--------------------------------------|-------|------------------|------|-------|-------|-------|---------------------|------|--------------|---------------------|---------------|----|-------|----|--|----|--|
| | | | VCC | MIN | MAX | MIN | MAX | MIN | MAX | UNIT | | | | | | | | | |
| | | | 2 V | | 5.5 | | 3.7 | | 4.3 | | | | | | | | | | |
| fclock | Clock frequency | | 4.5 V | | 28 | | 19 | | 22 | MHz | | | | | | | | | |
| | | | 6 V | | 33 | | 22 | | 25 | | | | | | | | | | |
| | | | 2 V | 90 | | 135 | | 115 | | | | | | | | | | | |
| | 5 | CLK high or low | 4.5 V | 18 | | 27 | | 23 | | | | | | | | | | | |
| | | | 6 V | 15 | | 23 | | 20 | | | | | | | | | | | |
| t _W | Pulse duration | | 2 V | 70 | | 105 | | 90 | | ns | | | | | | | | | |
| | | CLR high | 4.5 V | 14 | | 21 | | 18 | | | | | | | | | | | |
| | | | 6 V | 12 | | 18 | | 15 | | | | | | | | | | | |
| | | Setup time, CLR inactive before CLK↓ | | | | 90 | | 75 | | | | | | | | | | | |
| t _{su} | Setup time, CLR inactive before CLK | | | | 1 | ↓ | :1 | <↓ | $\langle\downarrow$ | :1 | \downarrow | $\langle\downarrow$ | < ↓ | :1 | 4.5 V | 12 | | 18 | |
| | | | 6 V | 10 | | 15 | | 13 | | | | | | | | | | | |


switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

| | FROM | то | ,, | T | λ = 25°C | ; | SN54H | C4040 | SN74H | C4040 | |
|------------------|---------|----------|-------|-----|----------|-----|-------|-------|-------|-------|------|
| PARAMETER | (INPUT) | (OUTPUT) | VCC | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNIT |
| | | | 2 V | 5.5 | 10 | | 3.7 | | 4.3 | | |
| f _{max} | | | 4.5 V | 28 | 45 | | 19 | | 22 | | MHz |
| | | | 6 V | 33 | 53 | | 22 | | 25 | | |
| | | | 2 V | | 62 | 150 | | 225 | | 190 | _ |
| ^t pd | CLK | Q_A | 4.5 V | | 16 | 30 | | 45 | | 38 | ns |
| · | | | 6 V | | 12 | 26 | | 38 | | 32 | |
| | | | 2 V | | 63 | 140 | | 210 | | 175 | |
| ^t PHL | CLR | Any | 4.5 V | | 17 | 28 | | 42 | | 35 | ns |
| | | | 6 V | | 13 | 24 | | 36 | | 30 | |
| | | | 2 V | | 28 | 75 | | 110 | | 95 | _ |
| t _t | | Any | 4.5 V | | 8 | 15 | | 22 | | 19 | ns |
| | | | 6 V | | 6 | 13 | | 19 | | 16 | |

operating characteristics, $T_A = 25^{\circ}C$

| | PARAMETER | TEST CONDITIONS | TYP | UNIT |
|-----------------|-------------------------------|-----------------|-----|------|
| C _{pd} | Power dissipation capacitance | No load | 88 | pF |

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \ \Omega$, $t_f = 6 \ ns$, $t_f = 6 \ ns$.
- C. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms





6-Feb-2020

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|------------------|--------------------|--------------|--------------------------------|---------|
| 85004012A | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type | -55 to 125 | 85004012A SNJ54HC 4040FK | Samples |
| 8500401EA | ACTIVE | CDIP | J | 16 | 1 | TBD | Call TI | N / A for Pkg Type | -55 to 125 | 8500401EA SNJ54HC4040J | Samples |
| 8500401FA | ACTIVE | CFP | W | 16 | 1 | TBD | Call TI | N / A for Pkg Type | -55 to 125 | 8500401FA SNJ54HC4040W | Samples |
| SN54HC4040J | ACTIVE | CDIP | J | 16 | 1 | TBD | Call TI | N / A for Pkg Type | -55 to 125 | SN54HC4040J | Samples |
| SN74HC4040D | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC4040 | Samples |
| SN74HC4040DBR | ACTIVE | SSOP | DB | 16 | 2000 | Green (RoHS & no Sb/Br) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC4040 | Samples |
| SN74HC4040DR | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC4040 | Samples |
| SN74HC4040DRG4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC4040 | Samples |
| SN74HC4040DT | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS & no Sb/Br) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC4040 | Samples |
| SN74HC4040N | ACTIVE | PDIP | N | 16 | 25 | Green (RoHS & no Sb/Br) | NIPDAU | N / A for Pkg Type | -40 to 85 | SN74HC4040N | Samples |
| SN74HC4040NE4 | ACTIVE | PDIP | N | 16 | 25 | Green (RoHS & no Sb/Br) | NIPDAU | N / A for Pkg Type | -40 to 85 | SN74HC4040N | Samples |
| SN74HC4040NSR | ACTIVE | SO | NS | 16 | 2000 | Green (RoHS & no Sb/Br) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC4040 | Samples |
| SN74HC4040NSRE4 | ACTIVE | so | NS | 16 | 2000 | Green (RoHS & no Sb/Br) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC4040 | Samples |
| SN74HC4040PW | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS & no Sb/Br) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC4040 | Samples |
| SN74HC4040PWG4 | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS & no Sb/Br) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC4040 | Samples |
| SN74HC4040PWR | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC4040 | Samples |
| SN74HC4040PWRE4 | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC4040 | Samples |



PACKAGE OPTION ADDENDUM

6-Feb-2020

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish (6) | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|----------------------|--------------------|--------------|--------------------------------|---------|
| SN74HC4040PWT | ACTIVE | TSSOP | PW | 16 | 250 | Green (RoHS & no Sb/Br) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC4040 | Samples |
| SNJ54HC4040FK | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type | -55 to 125 | 85004012A SNJ54HC 4040FK | Samples |
| SNJ54HC4040J | ACTIVE | CDIP | J | 16 | 1 | TBD | Call TI | N / A for Pkg Type | -55 to 125 | 8500401EA SNJ54HC4040J | Samples |
| SNJ54HC4040W | ACTIVE | CFP | W | 16 | 1 | TBD | Call TI | N / A for Pkg Type | -55 to 125 | 8500401FA SNJ54HC4040W | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

6-Feb-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54HC4040, SN74HC4040:

Catalog: SN74HC4040

Military: SN54HC4040

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Oct-2019


TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| "All dimensions are nominal | | | | | | | | | | | | |
|-----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| SN74HC4040DR | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74HC4040DR | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74HC4040NSR | SO | NS | 16 | 2000 | 330.0 | 16.4 | 8.2 | 10.5 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74HC4040PWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74HC4040PWT | TSSOP | PW | 16 | 250 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |

www.ti.com 16-Oct-2019



*All dimensions are nominal

| 7 til allfierisions are norminal | | | | | | | |
|----------------------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| SN74HC4040DR | SOIC | D | 16 | 2500 | 367.0 | 367.0 | 38.0 |
| SN74HC4040DR | SOIC | D | 16 | 2500 | 333.2 | 345.9 | 28.6 |
| SN74HC4040NSR | SO | NS | 16 | 2000 | 367.0 | 367.0 | 38.0 |
| SN74HC4040PWR | TSSOP | PW | 16 | 2000 | 367.0 | 367.0 | 35.0 |
| SN74HC4040PWT | TSSOP | PW | 16 | 250 | 367.0 | 367.0 | 35.0 |

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP2-F16



14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated