

Precision Remote Diode Temperature Sensor with SMBus Interface and TruTherm[™] Technology

Check for Samples: LM95235, LM95235-Q1

FEATURES

- **Remote and Local Temperature Channels**
- **TruTherm BJT Beta Compensation Technology**
- LM95235Q is AEC-Q100 Grade 3 Compliant and is Manufactured on an Automotive Grade Flow
- Diode Model Selection Bit MMBT3904 or 65/90-nm Processor Diodes
- Two Formats: -128°C to 127.875°C and 0°C to 255.875°C
- **Digital Filter for Remote Channel**
- **Programmable TCRIT and OS Thresholds**
- **Programmable Shared Hysteresis Register**
- **Diode Fault Detection**
- Mask, Offset, and Status Registers
- SMBus 2.0 Compatible Interface, Supports TIMEOUT
- **Programmable Conversion Rate for Best** Power Consumption
- **Three-Level Address Pin**
- Standby Mode One-Shot Conversion Control
- Pin-for-Pin Compatible With the LM86 and • LM89
- 8-Pin VSSOP Package

APPLICATIONS

- **Processor/Computer System Thermal** ٠ Management (For Example, Laptops, Desktops, Workstations, Servers)
- **Electronic Test Equipment and Office** Electronics

KEY SPECIFICATIONS

- Supply Voltage 3.0 to 3.6 V •
- Supply Current, Conv. Rate = 1 Hz 350 µA (typ) •
- **Remote Diode Temperature Accuracy**
 - $T_A = 25^{\circ}C$ to $85^{\circ}C$; $T_D = 60^{\circ}C$ to $100^{\circ}C$, ± 0.75 °C (max)
 - $T_A = 25^{\circ}C$ to 90°C; $T_D = 40^{\circ}C$ to 125°C, ±1.5 °C (max)
- Local Temperature Accuracy
 - $T_A = 25^{\circ}C$ to 100°C, ±2.0 °C (max)
- Conversion Rate, Both Channels 16 to 0.4 Hz

DESCRIPTION

The LM95235 is an 11-bit digital temperature sensor with a 2-wire System Management Bus (SMBus) interface and TruTherm technology that can monitor the temperature of a remote diode as well as its own temperature. The LM95235 can be used to very accurately monitor the temperature of external microprocessors, graphics devices such as processors, or a diode-connected MMBT3904 transistor. For automotive applications the LM95235Q is available that is AEC-Q100 Grade3 compliant and is manufactured on an Automotive Grade Flow. TruTherm BJT (transistor) beta compensation technology allows the LM95235 to precisely monitor thermal diodes found in 90 nm and smaller geometry processes. LM95235 reports temperature in two different formats for +127.875°C/-128°C range and 0°C/255°C range. The LM95235 T_CRIT and OS outputs are asserted when either unmasked channel exceeds its programmed limit and can be used to shutdown the system, to turn on the system fans, or as a microcontroller interrupt function. The current status of the $\overline{T_CRIT}$ and \overline{OS} pins can be read back from the status registers via the SMBus interface. All limits have a shared programmable hysteresis register.

The remote temperature channel of the LM95235 has a programmable digital filter. The LM95235 contains a diode model selection bit to select between a typical Intel® processor on a 65 nm or 90 nm process or MMBT3904, as well as an offset register for maximum flexibility and best accuracy.

Δ**Α**

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

LM95235 LM95235-Q1

SNIS142F-APRIL 2006-REVISED MARCH 2013



DESCRIPTION (CONTINUED)

The LM95235 has a three-level address pin to connect up to 3 devices to the same SMBus master, that is shared with the OS output. The LM95235 has a programmable conversion rate register and a standby mode to save power. One conversion can be triggered in standby mode by writing to the one-shot register.

Connection Diagram




Figure 1. VSSOP-8 Package See package number DGK0008A

Simplified Block Diagram







Table 1. Pin Descriptions

Pin Number	Name	Туре	Description			
1	V _{DD}	Power	Device power supply. Requires bypass capacitor of 10 μF in parallel with 0.1 μF and 100 pF. Place 100 pF closest to device pin.			
2	D+	Analog Input/Output	Analog Input/Output Positive input from the thermal diode.			
3	D-	Analog Input/Output Negative input from the thermal diode.				
4	T_CRIT	Digital Output	Critical temperature output. Open-drain output requires pull-up resistor. Active low.			
5	GND	Ground	Device ground.			
6	OS /A0	Digital Input/Output	Over-temperature shutdown comparator output or SMBus slave address input. Defaults as an SMBus slave address input that selects one of three addresses. Can be tied to V_{DD} , GND, or to the middle of a resistor divider connected between V_{DD} and GND. When programmed as an \overline{OS} comparator output it is active low and open drain.			
7	SMBDAT	Digital Input/Output	SMBus interface data pin. Open-drain output requires pull-up resistor.			
8	SMBCLK	Digital Input	SMBus interface clock pin.			

Typical Application



LM95235 LM95235-Q1

SNIS142F-APRIL 2006-REVISED MARCH 2013

www.ti.com

RUMENTS



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings⁽¹⁾

	-0.3V to 6.0V
	-0.5V to 6.0V
	(V _{DD} +0.3V)
	±1 mA
	±5 mA
	10 mA
	30 mA
Human Body Model	2500V
Machine Model	250V
Charged Device Model	1000V
	+125°C
	-65°C to +150°C
	Machine Model

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is guaranteed to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions. Operation of the device beyond the maximum Operating Ratings is not recommended.
- (2) When the input voltage (V₁) at any pin exceeds the power supplies (V₁ < GND or V₁ > V_{DD}), the current at that pin should be limited to 5 mA. Parasitic components and or ESD protection circuitry are shown in the figures in Table 2 for the LM95235's pins. Care should be taken not to forward bias the parasitic diodes on pins 2 and 3. Doing so by more than 50 mV may corrupt the temperature measurements. SNP refers to Snap-back device.
- (3) Human body model (HBM) is a charged 100 pF capacitor discharged into a 1.5 kΩ resistor. Machine model (MM), is a charged 200 pF capacitor discharged directly into each pin. Charged Device Model (CDM) simulates a pin slowly acquiring charge (such as from a device sliding down the feeder in an automated assembler) then rapidly being discharged.
- (4) Thermal resistance junction-to-ambient when attached to a printed circuit board with 1 oz. foil and no airflow is: θ_{JA} for VSSOP-8 package = 210°C/W

Pin No.	Label	Circuit	Pin ESD Protection	n Structure Circuits
1	V _{DD}	А		
2	D+	А	V+	
3	D-	А		
4	T_CRIT	В		
5	GND	А		i i i i i i i i i i i i i i i i i i i
6	OS/A0	В		
7	SMBDAT	В	GND Circuit A	Circuit B
8	SMBCLK	В		

Table 2. ESD Protection

Operating Ratings ⁽¹⁾

Operating Temperature Range	-40°C to +125°C		
	LM95235CIMM	$0^{\circ}C \le T_A \le +90^{\circ}C$	
Electrical Characteristics Temperature Range, $T_{MIN} \le T_A \le T_{MAX}$	LM95235DIMM	-40°C ≤ T _A ≤ +90°C	
	LM95235EIMM	-40°C ≤ T _A ≤ +90°C	
	LM95235QEIMM	-40°C ≤ T _A ≤ +85°C	
Supply Voltage (V _{DD})	+3.0V to +3.6V		
Soldering process must comply with Reflow Temperature Profile specifications. Refer to http://www.ti.com/packaging. ⁽²⁾			

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is guaranteed to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions. Operation of the device beyond the maximum Operating Ratings is not recommended.

(2) Reflow temperature profiles are different for packages containing lead (Pb) than for those that do not.

Copyright © 2006–2013, Texas Instruments Incorporated



Temperature-to-Digital Converter Characteristics

Unless otherwise noted, these specifications apply for $V_{DD} = +3.0$ Vdc to 3.6 Vdc. **Boldface limits apply for T_A = T_J = T_{MIN} \le T_A \le T_{MAX};** all other limits $T_A = T_J = +25^{\circ}$ C, unless otherwise noted. T_J is the junction temperature of the LM95235. T_A is the ambient temperature of the LM95235. T_D is the junction temperature of the remote thermal diode.

Parameter	Test Co	nditions	Typical (1)	LM95235 CIMM Limits (2)	LM95235 DIMM Limits (2)	LM95235 EIMM LM95235 QEIMM Limits (2)	Unit
Temperature Accuracy	$T_A = 25^{\circ}C \text{ to } +100^{\circ}C$		±1	±2	±2	±2	°C (max)
Using Local Diode ⁽³⁾	$T_A = -40^{\circ}C$ to $+25^{\circ}C$				±6.0	±6.0	°C (max)
Temperature Accuracy Using Remote Diode ⁽⁴⁾	$T_A = +25^{\circ}C \text{ to } +85^{\circ}C;$ $T_D = +60^{\circ}C \text{ to } +100^{\circ}C$	65nm Intel Processor	±0.5	±0.75	±0.75	±0.75	°C (max)
	$T_A = +25^{\circ}C \text{ to } T_{MAX};$ $T_D = +60^{\circ}C \text{ to } +100^{\circ}C$	MMBT3904 or 65nm Intel Processor	±0.5	±1.0	±1.0	±1.0	°C (max)
	$T_A = +25^{\circ}C \text{ to } T_{MAX};$ $T_D = +40^{\circ}C \text{ to } +120^{\circ}C$	MMBT3904 or 65nm Intel Processor	±0.75	±1.5	±1.5	±1.5	°C (max)
	$T_A = -40$ °C to +25°C; $T_D = +25$ °C to +125°C	MMBT3904 or 65nm Intel Processor			±3.0		°C (max)
	$T_A = -40$ °C to +25°C; $T_D = +25$ °C to +125°C	MMBT3904				±3.0	°C (max)
	$T_A = -40$ °C to +25°C; $T_D = -40$ °C to +25°C	MMBT3904			±5.0	±5.0	°C (max)
	Digital Filter Off		11				Bits
Remote Diode			0.125				°C
Measurement Resolution	Digital Filter On		13				Bits
			0.03125				°C
Local Diode Measurement			11				Bits
Resolution		0.125				°C	
Conversion Time, Fastest	Local and Remote Channels Local or Remote Channels		63	72	72	72	ms (max)
Setting ⁽⁵⁾			33				ms
Quiescent Current	SMBus Inactive, 1 Hz con	version rate ⁽⁶⁾	350	650	650	650	µA (max)
Quiescent Current	Standby Mode		300				μA
D- Source Voltage			400				mV
External Diode Current	High-level		172	225	225	225	µA (max)
Source	Low-level		10.75				μA
Diode Source Current Ratio			16				
Dower On Deast Voltage				2.8	2.8	2.8	V (max)
Power-On Reset Voltage				1.6	1.6	1.6	V (min)
T_CRIT Pin Temperature Threshold	Default		+110				°C
OS Pin Temperature Threshold	Default		+85				°C

(1) Typical figures are at $T_A = 25^{\circ}C$ and represent most likely parametric norms at the time of product characterization. The typical specifications are not guaranteed.

(2) Limits are guaranteed to TI's AOQL (Average Outgoing Quality Level).

(3) Local temperature accuracy does not include the effects of self-heating. The rise in temperature due to self-heating is the product of the internal power dissipation of the LM95235 and the thermal resistance. See ⁽¹⁾ for the thermal resistance to be used in the self-heating calculation.

(4) The accuracy of the LM95235 is guaranteed when using a typical thermal diode of an Intel processor on a 65 nm process or an MMBT3904 diode-connected transistor, as selected in the Remote Diode Model Select register. See typical performance curve for performance with Intel processor on a 90nm process.

(5) This specification is provided only to indicate how often temperature data is updated. The LM95235 can be read at any time without regard to conversion state (and will yield last conversion result).

(6) Quiescent current will not increase substantially when the SMBus is active.



Logic Electrical Characteristics

Digital DC Characteristics

Unless otherwise noted, these specifications apply for V_{DD} = +3.0 Vdc to 3.6 Vdc. Boldface limits apply for $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other limits $T_A = T_J = +25^{\circ}$ C, unless otherwise noted.

Symbol	Parameter	Test Conditions	Typical ⁽¹⁾	Limits ⁽²⁾	Unit (Limit)
SMBDAT, SN	IBCLK INPUTS				
V _{IN(1)}	Logical "1" Input Voltage			2.1	V (min)
V _{IN(0)}	Logical "0" Input Voltage			0.8	V (max)
V _{IN(HYST)}	SMBDAT and SMBCLK Digital Input Hysteresis		400		mV
I _{IN(1)}	Logical "1" Input Current	$V_{IN} = V_{DD}$	-0.005	-10	μA (max)
I _{IN(0)}	Logical "0" Input Current	V _{IN} = 0 V	0.005	+10	μA (max)
C _{IN}	Input Capacitance		5		pF
A0 DIGITAL I	NPUT				
V _{IH}	Input High Voltage			0.90 × V _{DD}	V (min)
V/				0.57 × V _{DD}	V (max)
V _{IM}	Input Middle Voltage			0.43 × V _{DD}	V (min)
VIL	Input Low Voltage			0.10 × V _{DD}	V (max)
I _{IN(1)}	Logical "1" Input Current	$V_{IN} = V_{DD}$	-0.005	-10	μA (max)
I _{IN(0)}	Logical "0" Input Current	V _{IN} = 0 V	0.005	+10	μA (max)
C _{IN}	Input Capacitance		5		pF
SMBDAT, T_	CRIT, OS DIGITAL OUTPUTS	·			
I _{OH}	High Level Output Leakage Current	$V_{OUT} = V_{DD}$		10	μA (max)
V _{OL(T_CRIT} , OS)	T_CRIT, OS Low Level Output Voltage	I _{OL} = 6 mA		0.4	V (max)
V _{OL(SMBDAT)}	SMBDAT Low Level Output Voltage	$I_{OL} = 4 \text{ mA}$ $I_{OL} = 6 \text{ mA}$		0.4 0.6	V (max) V (max)
C _{OUT}	Digital Output Capacitance		5		pF

Typical figures are at T_A = 25°C and represent most likely parametric norms at the time of product characterization. The typical specifications are not guaranteed.

(2) Limits are guaranteed to TI's AOQL (Average Outgoing Quality Level).

SMBus Digital Switching Characteristics

Unless otherwise noted, these specifications apply for V_{DD} = +3.0 Vdc to +3.6 Vdc, C_L (load capacitance) on output lines = 80 pF. **Boldface limits apply for T_A = T_J = T_{MIN} to T_{MAX}**; all other limits T_A = T_J = +25°C, unless otherwise noted. The switching characteristics of the LM95235 fully meet or exceed the published specifications of the SMBus version 2.0. The following parameters are the timing relationships between SMBCLK and SMBDAT signals related to the LM95235. They

	Parameter	Test Conditions	Typical	Limits	Unit
			(1)	(2)	(Limit)
f _{SMB}	SMBus Clock Frequency			100 10	kHz (max) kHz (min)
t _{LOW}	SMBus Clock Low Time	from $V_{IN(0)}$ max to $V_{IN(0)}$ max		4.7 25	µs (min) ms (max)
t _{HIGH}	SMBus Clock High Time	from $V_{IN(1)}$ min to $V_{IN(1)}$ min		4.0	µs (min)
t _{R,SMB}	SMBus Rise Time	(3)	1		µs (max)
t _{F,SMB}	SMBus Fall Time	(4)	0.3		µs (max)

(1) Typical figures are at $T_A = 25^{\circ}C$ and represent most likely parametric norms at the time of product characterization. The typical specifications are not guaranteed.

(2) Limits are guaranteed to TI's AOQL (Average Outgoing Quality Level).

- (3) The output rise time is measured from (V_{IN(0)}max 0.15V) to (V_{IN(1)}min + 0.15V).
- (4) The output fall time is measured from $(V_{IN(1)}min + 0.15V)$ to $(V_{IN(0)}max 0.15V)$.
- 6 Submit Documentation Feedback



SMBus Digital Switching Characteristics (continued)

Unless otherwise noted, these specifications apply for V_{DD} = +3.0 Vdc to +3.6 Vdc, C_L (load capacitance) on output lines = 80 pF. **Boldface limits apply for T_A = T_J = T_{MIN} to T_{MAX};** all other limits T_A = T_J = +25°C, unless otherwise noted. The switching characteristics of the LM95235 fully meet or exceed the published specifications of the SMBus version 2.0. The

The switching characteristics of the LM95235 fully meet or exceed the published specifications of the SMBus version 2.0. The following parameters are the timing relationships between SMBCLK and SMBDAT signals related to the LM95235. They adhere to, but are not necessarily, the SMBus specifications.

	Parameter	Test Conditions	Typical	Limits	Unit
			(1)	(2)	(Limit)
t _{OF}	Output Fall Time	$C_L = 400 \text{ pF},$ $I_O = 3 \text{ mA},$ ⁽⁴⁾		250	ns (max)
t _{TIMEOUT}	SMBDAT and SMBCLK Time Low for Reset of Serial Interface ⁽⁵⁾			25 35	ms (min) ms (max)
t _{SU;DAT}	Data In Setup Time to SMBCLK High			250	ns (min)
t _{HD;DAT}	Data Out Stable after SMBCLK Low			300 1075	ns (min) ns (max)
t _{HD;STA}	Start Condition SMBDAT Low to SMBCLK Low (Start condition hold before the first clock falling edge)			100	ns (min)
t _{SU;STO}	Stop Condition SMBCLK High to SMBDAT Low (Stop Condition Setup)			100	ns (min)
t _{SU;STA}	SMBus Repeated Start-Condition Setup Time, SMBCLK High to SMBDAT Low			0.6	µs (min)
t _{BUF}	SMBus Free Time Between Stop and Start Conditions			1.3	µs (min)

(5) Holding the SMBDAT and/or SMBCLK lines Low for a time interval greater than t_{TIMEOUT} will reset the LM95235's SMBus state machine, therefore setting SMBDAT and SMBCLK pins to a high impedance state.




Figure 2. SMBus Communication

LM95235 LM95235-Q1 SNIS142F – APRIL 2006 – REVISED MARCH 2013




www.ti.com







Remote Temperature Reading Sensitivity to Thermal Diode Filter Capacitance, TruTherm Enabled










Intel Processor on 65nm Process or 90nm Process Thermal Diode Performance Comparison





FUNCTIONAL DESCRIPTION

The LM95235 is a temperature sensor that measures Local and Remote temperature zones. The LM95235 uses a ΔV_{be} temperature sensing method. A differential voltage, representing temperature, is digitized using a Sigma-Delta analog to digital converter. TruTherm Technology allows the LM95235 to accurately sense the temperature of a thermal diode found on die fabricated using a sub-micron process. For more information on TruTherm Technology see Applications Hints . The LM95235 is compatible with the serial SMBus version 2.0 two-wire serial interface.

The LM95235 has \overline{OS} and \overline{TCRIT} open-drain digital outputs that indicate the state of the local and remote temperature readings when compared to user-programmable limits. If enabled, the local temperature is compared to the user-programmable Local Shared OS and TCRIT Limit Register (Default Value = 85°C). The comparison result can trigger the T_CRIT pin and/or the \overline{OS} pin depending on the settings of the Local TCRIT Mask and OS Mask bits found in Configuration Register 1. The comparison result can also be read back from Status Register 1. If enabled, the remote temperature is compared to the user-programmable Remote TCRIT Limit Register (Default Value = 110°C), and the Remote OS Limit Register (Default Value = 85°C) values. The comparison result can trigger the T_CRIT pin and/or the OS pin depending on the settings of Configuration Register 1. The following table describes the default temperature settings for each measured temperature that triggers T_CRIT and/or OS pins:

Output Pin	Remote,°C	Local,°C
T_CRIT	110	85
OS	85	85

The following table describes the limit register mapping to the $\overline{T_CRIT}$ and/or \overline{OS} pins:

Output Pin	Remote	Local
T_CRIT	Remote TCRIT Limit	Local Shared OS/TCRIT Limit
OS	Remote OS Limit	Local Shared OS/TCRIT Limit

The $\overline{T_CRIT}$ and \overline{OS} outputs are open-drain, active low.

The remote temperature readings support a programmable digital filter. Based on the settings in Configuration Register 2 a digital filter can be turned on to improve the noise performance of the remote temperature as well as to increase the resolution of the temperature reading. If the filter is enabled the filtered readings are used for TCRIT and <u>OS</u> comparisons. The LM95235 may be placed in low power consumption (Standby) mode by setting the STOP/RUN bit found in Configuration Register 1. In the Standby mode, the LM95235's SMBus interface remains active while all circuitry not required is turned off. In the Standby mode the host can trigger one round of conversions by writing to the One-Shot Register. The value written into this register is not kept. Local and Remote temperatures will be converted once and the T_CRIT and OS pins will reflect the comparison results based on this set of conversions results.

All the temperature readings are in 16-bit left-justified word format. The 10-bit plus sign local temperature reading is contained in two 8-bit registers: Local Temp MSB and Local Temp LSB Registers. The remote temperature supports both a 13-bit unsigned and a 12-bit plus sign format. These readings are available in their corresponding registers as described in the LM95235 Register table. The lower 2-bits of the remote temperature reading will contain temperature information only if the digital filter is enabled. If the digital filter is disabled, these two bits will read back 0.

The signed and unsigned remote temperature readings are available simultaneously in separate registers, therefore allowing both negative temperatures and temperatures 128°C and above to be measured.

All Limit Registers support unsigned temperature format with 1°C LSb resolution. The Local Shared TCRIT and OS Limit Register is 7 bits for limits between 0°C and 127°C. The Remote Temperature TCRIT and OS Limit Registers are 8 bits each for limits between 0°C and 255°C.

LM95235 LM95235-Q1

SNIS142F-APRIL 2006-REVISED MARCH 2013



CONVERSION SEQUENCE

In the power-up default state the LM95235 takes a maximum of 1 second to convert the Local Temperature, Remote Temperature, and to update all of its registers. Only during the conversion process is the Busy bit (D7) in Status Register 1 (02h) high. These conversions are addressed in a round-robin sequence. The conversion rate may be modified by the Conversion Rate bits found in the Conversion Rate Register (R/W: 04h/0Ah). When the conversion rate is modified a delay is inserted between conversions, the actual maximum conversion time remains at 72 ms. Different conversion rates will cause the LM95235 to draw different amounts of supply current as shown in Figure 7.




Figure 7. Conversion Rate Effect on Power Supply Current

POWER-ON-DEFAULT STATES

LM95235 always powers up to these known default states. The LM95235 remains in these states until after the first conversion.

- 1. Command Register set to 00h
- 2. Conversion Rate register defaults to 02h (1 second).
- 3. Local Temperature set to 0°C until the end of the first conversion
- 4. Remote Diode Temperature set to 0°C until the end of the first conversion
- 5. Remote OS limit default is 55h (85°C).
- 6. Local Shared and TCRIT limit default is 55h (85°C).
- 7. Remote TCRIT limit default is 6Eh (110°C).
- 8. Remote Offset High and Low bytes default to 00h.
- 9. Configuration Register 1 defaults to 00h. This sets the LM95235 as follows:
 - (a) The STOP/RUN defaults to the active/converting mode.
 - (b) The Local and Remote TCRIT and OS Masks are reset to 0.
- 10. Configuration Register 2 defaults to 1Fh. This sets the LM95235 as follows:
 - (a) Remote Diode digital filter defaults on.
 - (b) The Remote Diode mode defaults to a typical Intel processor on 65/90 nm process.
 - (c) Diode Fault Mask bit for TCRIT defaults to 1.
 - (d) Diode Fault Mask bit for OS defaults to 0.
 - (e) Pin 6 Function defaults to Address Input function (A0).

SMBus INTERFACE

The LM95235 operates as a slave on the SMBus, so the SMBCLK line is an input and the SMBDAT line is bidirectional. The LM95235 never drives the SMBCLK line and it does not support clock stretching. According to SMBus specifications, the LM95235 has a 7-bit slave address. Three SMBus addresses can be selected by connecting pin 6 (A0) to either Low, Mid-Supply or High voltages. Table 3 shows the possible selections.



Т	able	3	Address	Selection
	anic	э.	Audicaa	Jelection

State of the A0 Pin	SMBus Device Address		
State of the AU PIN	HEX	Binary	
Low	18	001 1000	
Mid-Supply	29	010 1001	
High	4C	100 1100	


The $\overline{OS}/A0$ pin, after power-up, defaults as an address select input pin (A0). After power-up, the $\overline{OS}/A0$ pin can only be programmed as an OS output when it is in the "High" state. Therefore, 4Ch is the only valid slave address that can be used when the $\overline{OS}/A0$ pin is programmed to function as an \overline{OS} output. When the $\overline{OS}/A0$ pin is programmed to function as an \overline{OS} output. When the $\overline{OS}/A0$ pin is programmed to function as an \overline{OS} output. When the $\overline{OS}/A0$ pin is programmed to function as an \overline{OS} output. The the termine its SMBus slave address. The LM95235 does not latch the state of the A0 pin when it is functioning as an input.


DIGITAL FILTER

In order to suppress erroneous remote temperature readings due to noise, the LM95235 incorporates a digital filter for the Remote Temperature Channel. The filter is accessed in the Configuration Register 2, bits D2 (FE1) and D1(FE0). The filter can be set according to the following table.

FE1	FE0	Filter Setting
0	0	Filter Off
0	1	Reserved
1	0	Reserved
1	1	Filter On

Figure 8 through Figure 10 depict the filter output in response to a step input and an impulse input.








Figure 9. Filter Impulse and Step Response Curve Impulse Response with Input Transients Less Than 4°C







Figure 10. Filter Impulse and Step Response Curve Impulse Response with Input Transients Greater Than 4°C

Figure 11 shows the filter in use in a typical Intel processor on a 65/90 nm process system. Note that the two curves have been purposely offset for clarity. Inserting the filter does not induce an offset as shown.



A. The filter curves were purposely offset for clarity.

TEMPERATURE DATA FORMAT

Temperature data can only be read from the Local and Remote Temperature registers.

Remote temperature data with the digital filter off is represented by an 10-bit plus sign, two's complement word and 11-bit unsigned binary word with an LSb (Least Significant Bit) equal to 0.125°C. The data format is a left justified 16-bit word available in two 8-bit registers. Unused bits report "0".

Remote temperature data with the digital filter on is represented by a 12-bit plus sign, two's complement word and 13-bit unsigned binary word with an LSb (Least Significant Bit) equal to 0.03125°C (1/32°C). The data format is a left justified 16-bit word available in two 8-bit registers. Unused bits report "0".

	Digital Output	•
Temperature		1
•	Binary	Hex
+125°C	0111 1101 0000 0000	7D00h
+25°C	0001 1001 0000 0000	1900h
+1°C	0000 0001 0000 0000	0100h
+0.125°C	0000 0000 0010 0000	0020h
0°C	0000 0000 0000 0000	0000h
-0.125°C	1111 1111 1110 0000	FFE0h

Table 4.	11-Bit. 2'	s Complement	(10-Bit Plus	Sian)
		• • • • • • • • • • • • • • • • • • • •		/

Figure 11. Digital Filter Response in a Typical Intel Processor on a 65 nm or 90 nm Process



Table 4. 11-Bit, 2's Complement (10-Bit Plus Sign) (continued)

Tomporofuro	Digital Output				
Temperature	Binary	Hex			
-1°C	1111 1111 0000 0000	FF00h			
-25°C	1110 0111 0000 0000	E700h			
-55°C	1100 1001 0000 0000	C900h			

Table 5. 11-Bit, Unsigned Binary

Tomporatura	Digital Output				
Temperature	Binary	Hex			
+255.875°C	1111 1111 1110 0000	FFE0h			
+255°C	1111 1111 0000 0000	FF00h			
+201°C	1100 1001 0000 0000	C900h			
+125°C	0111 1101 0000 0000	7D00h			
+25°C	0001 1001 0000 0000	1900h			
+1°C	0000 0001 0000 0000	0100h			
+0.125°C	0000 0000 0010 0000	0020h			
0°C	0000 0000 0000 0000	0000h			

Table 6. 13-Bit, 2's Complement (12-Bit Plus Sign)

Tomporatura	Digital Output				
Temperature	Binary	Hex			
+125°C	0111 1101 0000 0000	7D00h			
+25°C	0001 1001 0000 0000	1900h			
+1°C	0000 0001 0000 0000	0100h			
+0.03125°C	0000 0000 0000 1000	0008h			
0°C	0000 0000 0000 0000	0000h			
-0.03125°C	1111 1111 1111 1000	FFF8h			
-1°C	1111 1111 0000 0000	FF00h			
-25°C	1110 0111 0000 0000	E700h			
-55°C	1100 1001 0000 0000	C900h			

Table 7. 13-Bit, Unsigned Binary

Tomporatura	Digital Output				
Temperature	Binary	Hex			
+255.875°C	1111 1111 1110 0000	FFE0h			
+255°C	1111 1111 0000 0000	FF00h			
+201°C	1100 1001 0000 0000	C900h			
+125°C	0111 1101 0000 0000	7D00h			
+25°C	0001 1001 0000 0000	1900h			
+1°C	0000 0001 0000 0000	0100h			
+0.03125°C	0000 0000 0000 1000	0008h			
0°C	0000 0000 0000 0000	0000h			

Local Temperature data is represented by a 10-bit plus sign, two's complement word with an LSb (Least Significant Bit) equal to 0.125°C. The data format is a left justified 16-bit word available in two 8-bit registers. Unused bits will always report "0". Local temperature readings greater than +127.875°C are clamped to +127.875°C, they will not roll-over to negative temperature readings.

Copyright © 2006–2013, Texas Instruments Incorporated

Tamanatana	Digital Output	t							
Temperature	Binary	Hex							
+125°C	0111 1101 0000 0000	7D00h							
+25°C	0001 1001 0000 0000	1900h							
+1°C	0000 0001 0000 0000	0100h							
+0.125°C	0000 0000 0010 0000	0020h							
0°C	0000 0000 0000 0000	0000h							
-0.125°C	1111 1111 1110 0000	FFE0h							
-1°C	1111 1111 0000 0000	FF00h							
-25°C	1110 0111 0000 0000	E700h							
-55°C	1100 1001 0000 0000	C900h							

Table 8. 11-Bit, 2's Complement (10-Bit Plus Sign)

SMBDAT OPEN-DRAIN OUTPUT

The SMBDAT output is an open-drain output and does not have internal pull-ups. A "high" level will not be observed on this pin until pull-up current is provided by some external source, typically a pull-up resistor. Choice of resistor value depends on many system factors but, in general, the pull-up resistor should be as large as possible without effecting the SMBus desired data rate. This will minimize any internal temperature reading errors due to internal heating of the LM95235. The maximum resistance of the pull-up to provide a 2.1V high level, based on LM95235 specification for High Level Output Current with the supply voltage at 3.0V, is 82 k Ω (5%) or 88.7 k Ω (1%).

T_CRIT OUTPUT AND TCRIT LIMIT

The LM95235's $\overline{T_CRIT}$ pin is an active-low open-drain output that is triggered when the local and/or the remote temperature conversion is above the limits defined by the Remote and/or Local Limit registers. The state of the $\overline{T_CRIT}$ pin will return to the HIGH state when both the Local and Remote temperatures are below the values programmed into the Limit Registers less the value in the Common Hysteresis Register. Additionally, if the remote temperature exceeds the value in the Remote TCRIT Limit Register the Status Bit for Remote TCRIT (RTCRIT), in Status Register 1, is set to 1. In the same way if the local temperature exceeds the value in the Local Shared OS and TCRIT Limit Register the Status Bit for the Shared Local OS and TCRIT (LOC) bit in Status Register 1 is set to 1. The T_CRIT output and the Status Register flags are updated after every Local and Remote temperature conversion. See Figure 12




Figure 12. T_CRIT Comparator Temperature Response Diagram

NSTRUMENTS

FXAS



OS OUTPUT AND OS LIMIT

The LM95235's $\overline{OS}/A0$ pin is selected as an \overline{OS} digital output as described in SMBus INTERFACE. As an \overline{OS} pin, it is activated whenever the local and/or remote temperature conversion is above the limits defined by the Limit registers. If the remote temperature exceeds the value in the Remote OS Limit Register the Status Bit for Remote OS (ROS) in Status Register 1 is set to 1. In the same way if the local temperature exceeds the value in the Local Shared OS and TCRIT Limit Register the Status Bit for the Shared Local OS and TCRIT (LOC) bit in Status Register 1 is set to 1. The state of the T_CRIT pin output will return to the HIGH state when both the Local and Remote temperatures are below the values programmed into the Limit Registers less the value in the Common Hysteresis Register. The \overline{OS} output and the Status Register flags are updated after every Local and Remote temperature conversion. See Figure 13.




Figure 13. OS Temperature Response Diagram

DIODE FAULT DETECTION

The LM95235 is equipped with operational circuitry designed to detect fault conditions concerning the remote diodes. In the event that the D+ pin is detected as shorted to GND, D-, V_{DD} or D+ is floating, the Remote Temperature reading is -128.000°C if signed format is selected and +255.875°C if unsigned format is selected. In addition, the Status Register 1 bit D2 is set.

COMMUNICATING WITH THE LM95235

The data registers in the LM95235 are selected by the Command Register. At power-up the Command Register is set to "00", the location for the Read Local Temperature Register. The Command Register latches the last location it was set to. Each data register in the LM95235 falls into one of four types of user accessibility:

- 1. Read only
- 2. Write only
- 3. Write/Read same address
- 4. Write/Read different address

A Write to the LM95235 will always include the address byte and the command byte. A write to any register requires one data byte.

Reading the LM95235 can take place either of two ways:


- 1. If the location latched in the Command Register is correct (most of the time it is expected that the Command Register will point to one of the Read Temperature Registers because that will be the data most frequently read from the LM95235), then the read can simply consist of an address byte, followed by retrieving the data byte.
- 2. If the Command Register needs to be set, then an address byte, command byte, repeat start, and another address byte will accomplish a read.


LM95235 LM95235-Q1 SNIS142F – APRIL 2006– REVISED MARCH 2013



www.ti.com

The data byte has the most significant bit first. At the end of a read, the LM95235 can accept either acknowledge or No Acknowledge from the Master (No Acknowledge is typically used as a signal for the slave that the Master has read its last byte). When retrieving all 11 bits from a previous remote diode temperature measurement, the master must insure that all 11 bits are from the same temperature conversion. This may be achieved by reading the MSB register first. The LSB will be locked after the MSB is read. The LSB will be unlocked after being read. If the user reads MSBs consecutively, each time the MSB is read, the LSB associated with that temperature will be locked in and override the previous LSB value locked-in.








Figure 15. SMBus Timing Diagram for Access of Data (Default Address of 4Ch is shown) (b) Serial Bus Write to the Internal Command Register Followed by a Data Byte




Figure 16. SMBus Timing Diagram for Access of Data (Default Address of 4Ch is shown) (c) Serial Bus Byte Read from a Register with the Internal Command Register Preset to Desired Value






Figure 17. SMBus Timing Diagram for Access of Data (Default Address of 4Ch is shown) (d) Serial Bus Write Followed by a Repeat Start and Immediate Read

SERIAL INTERFACE RESET

In the event that the SMBus Master is RESET while the LM95235 is transmitting on the SMBDAT line, the LM95235 must be returned to a known state in the communication protocol. This may be done in one of two ways:

- When SMBDAT is LOW, the LM95235 SMBus state machine resets to the SMBus idle state if either SMBDAT or SMBCLK are held low for more than 35 ms (t_{TIMEOUT}). Note that according to SMBus specification 2.0 all devices are to timeout when either the SMBCLK or SMBDAT lines are held low for 25 -35 ms. Therefore, to insure a timeout of all devices on the bus the SMBCLK or SMBDAT lines must be held low for at least 35 ms.
- When SMBDAT is HIGH, have the master initiate an SMBus start. The LM95235 will respond properly to an SMBus start condition at any point during the communication. After the start the LM95235 will expect an SMBus Address address byte.

ONE-SHOT CONVERSION

The One-Shot register is used to initiate a single conversion and comparison cycle when the device is in standby mode, after which the device returns to standby. This is not a data register and it is the write operation that causes the one-shot conversion. The data written to this address is irrelevant and is not stored. A zero will always be read from this register.



LM95235 REGISTERS

Command register selects which registers will be read from or written to. Data for this register should be transmitted during the Command Byte of the SMBus write communication. POR means Power-On Reset.

P0-P7: Command

P7	P6	P5	P4	P3	P2	P1	P0
Command							

Table 9. Register Summary

	1				-	
Register Name	Read Address (Hex)	Write Address (Hex)	No. of bits	POR Default (Hex)	Read/ Write	Description
TEMPERATURE SIGNED VALUE	REGISTER	S				
Local Temp MSB	0x00	NA	8	-	RO	Supports SMBus byte
Local Temp LSB	0x30	NA	3	-	RO	All unused bits are reported as "0".
Remote Temp MSB – Signed	0x01	NA	8	-	RO	Supports SMBus byte
Remote Temp LSB – Signed	0x10	NA	5/3	-	RO	All unused bits are reported as "0".
TEMPERATURE UNSIGNED VAL	UE REGIST	ERS				
Remote Temp MSB – Unsigned	0x31	NA	8	-	RO	Supports SMBus byte reads
Remote Temp LSB – Unsigned	0x32	NA	5/3	-	RO	All unused bits are reported as "0".
DIODE CONFIGURATION REGIS	TERS	• • • •		•		
Configuration Register 2	0xBF	0xBF	5	0x1F	R/W	Filter Enable, Diode Model Select, Diode Fault Mask; Pin 6 OS/A0 function select
Remote Offset High Byte	0x11	0x11	8	0x00	R/W	2's Complement
Remote Offset Low Byte	0x12	0x12	3	0x00	R/W	2's Complement All unused bits are reported as "0".
GENERAL CONFIGURATION RE	GISTERS					
Configuration Register 1	0x03/ 0x09	0x09/ 0x03	5	0x00	R/W	STOP/RUN , Remote TCRIT mask, Remote OS mask, Local TCRIT mask, Local OS mask
Conversion Rate	0x04/0x0 A	0x04/0x0 A	2	0x02	R/W	Continuous or specific settings
One-Shot	NA	0x0F	-	-	WO	A write to this register activates one conversion if STOP/RUN bit = 1.
STATUS REGISTERS						
Status Register 1	0x02	NA	5	-	RO	Busy bit, and status bits
Status Register 2	0x33	NA	2	-	RO	Not Ready bit, Diode detect bit
LIMIT REGISTERS						
Remote OS Limit	0x07/ 0x0D	0x0D/ 0x07	8	0x55	R/W	Unsigned 0 to 255°C Default 85°C
Local Shared OS and T_Crit Limit	0x20	0x20	7	0x55	R/W	Unsigned 0 to 127°C Default 85°C
Remote T_Crit Limit	0x19	0x19	8	0x6E	R/W	Unsigned 0 to 255°C Default 110°C
Common Hysteresis	0x21	0x21	5	0x0A	R/W	up to 31°C
IDENTIFICATION REGISTERS				,		· · · · · · · · · · · · · · · · · · ·
Manufacturer ID	0xFE			0x01	RO	Always returns 0x01
				0xB1	RO	Returns revision number.



LOCAL and REMOTE MSB and LSB TEMPERATURE REGISTERS

Table 10. Local Temperature MSB

(Read Only Address 00h)

10-bit plus sign forn	nat:							
BIT	D7	D6	D5	D4	D3	D2	D1	D0
Value	SIGN	64	32	16	8	4	2	1

Temperature Data: LSb = 1°C.

Table 11. Local Temperature LSB

(Read Only Address 30h)

10-bit plus sign form	nat:							
BIT	D7	D6	D5	D4	D3	D2	D1	D0
Value	0.5	0.25	0.125	0	0	0	0	0

Temperature Data: LSb = 0.125°C.

Table 12. Signed Remote Temperature MSB

(Read Only Address 01h)

12-bit plus sign form	nat:							
BIT	D7	D6	D5	D4	D3	D2	D1	D0
Value	SIGN	64	32	16	8	4	2	1

Temperature Data: LSb = 1°C.

Table 13. Signed Remote Temperature LSB, Filter On

(Read Only Address 10h)

12-bit plus sign binary formats with filter on:

BIT	D7	D6	D5	D4	D3	D2	D1	D0
Value	0.5	0.25	0.125	0.0625	0.03125	0	0	0

Table 14. Signed Remote Temperature LSB, Filter Off

(Read Only Address 10h)

12-bit plus sign binary formats with filter off:

BIT	D7	D6	D5	D4	D3	D2	D1	D0
Value	0.5	0.25	0.125	0	0	0	0	0

Temperature Data: LSb = 0.125°C filter off or 0.03125°C filter on.

...

Table 15. Unsigned Remote Temperature MSB

(Read Only Address 31h)

13-bit unsigned forr	nat:							
BIT	D7	D6	D5	D4	D3	D2	D1	D0
Value	128	64	32	16	8	4	2	1

Temperature Data: LSb = 1°C.

Table 16. Unsigned Remote Temperature LSB, Filter On

(Read Only Address 32h)

13-bit unsigned bina	ary formats with	filter on:			
BIT	D7	D6	D5	D4	

BIT	D7	D6	D5	D4	D3	D2	D1	D0
Value	0.5	0.25	0.125	0.0625	0.03125	0	0	0

TEXAS INSTRUMENTS

www.ti.com

Table 17. Unsigned Remote Temperature LSB, Filter Off

(Read Only Address 32h)	
10111 1 111 1	

13-bit unsigned bina	ary formats with	filter off:						
BIT	D7	D6	D5	D4	D3	D2	D1	D0
Value	0.5	0.25	0.125	0	0	0	0	0

Temperature Data: LSb = 0.125°C filter off or 0.03125°C filter on.

For data synchronization purposes, the MSB register should be read first if the user wants to read both MSB and LSB registers. The LSB will be locked after the MSB is read. The LSB will be unlocked after being read. If the user reads MSBs consecutively, each time the MSB is read, the LSB associated with that temperature will be locked in and override the previous LSB value locked-in.

DIODE CONFIGURATION REGISTERS

Table 18. Configuration Register 2

(Read/write Address BFh)

D7	D6	D5	D4	D3	D2	D1	D0
0	OS/A0 Function Select	OS Fault Mask	T_CRIT Mask	TruTherm Select	RFE1	RFE0	1

Bits	Name	Description
7	Reserved	Reports "0" when read.
6	OS/A0 Function Select	0: Address (A0) function is enabled 1: Over-temperature Shutdown (OS) is enabled
5	Diode Fault Mask for OS	0: Off 1: On
4	Diode Fault Mask for T_CRIT	0: Off 1: On
3	Remote Diode TruTherm Mode Select	0: Selects Diode Model 2, MMBT3904, with TruTherm technology disabled. 1: Selects Diode Model 1, A typical Intel Processor, with 65 nm or 90 nm technology, and TruTherm technology enabled.
2-1	Remote Filter Enable	00: Filter Disable 01: Reserved 10: Reserved 11: Filter Enable
0	Reserved	Reports "1" when read.

Power up default is 1Fh.

Table 19. Remote Offset High Byte (2's Complement)

(R/W Address 11h)

TO-bit plus sign for	nal.							
BIT	D7	D6	D5	D4	D3	D2	D1	D0
Value	SIGN	64	32	16	8	4	2	1

Power up default is 00h.

Table 20. Remote Offset Low Byte (2's Complement)

10-bit plus sign format:(R/W Address 12h)

BIT	D7	D6	D5	D4	D3	D2	D1	D0
Value	0.50	0.25	0.125	0	0	0	0	0

Power up default is 00h. LSb = 0.125°C.



GENERAL CONFIGURATION REGISTERS

Table 21. Configuration Register 1

(Read/write Address 03h/09h or 09h/03h):

D7	D6	D5	D4	D	3	D2	D1	D0			
0	STOP/RUN	0	Remote T_CRIT Mask	Remote 0	OS Mask	Local T_CRIT Mask	Local OS Mask	0			
	Bits Name					Description					
	7	Reserv	red		Reports "0"	when read.					
	6 STOP/RUN					0: Active / Converting 1: Standby					
	5	Reserv	red		Reports "0"	when read.					
	4	Remot	e T_CRIT Mask		0: Off 1: On						
	3	Remot	e OS Mask		0: Off 1: On						
	2 Local T_CRIT Mask				0: Off 1: On						
	1 Local OS Mask				0: Off 1: On						
	0	Reserv	red		Reports "0"	when read.					

Power up default is 00h.

Table 22. Conversion Rate Register

(Read/write Address 04h/0Ah or 0Ah/04h):

2-bit format:

BIT	D7	D6	D5	D4	D3	D2	D1	D0
Value	0	0	0	0	0	0	MSb	LSb

Bits	Name	Description
7:2	Reserved	Reports "0" when read.
1:0	Conversion Rate	 00: Continuous (33 ms typical when remote diode is missing or fault or 63 ms typical with remote diode connected) 01: 0.364 seconds 10: 1 second 11: 2.5 seconds

Power up default is 02h (1 second).

Table 23. One Shot Register

(Write Only Address 0Fh):

Writing to this register will start one conversion if the device is in standby mode (i.e. STOP/RUN bit = 1).

TEXAS INSTRUMENTS

www.ti.com

STATUS REGISTERS

Table 24. Status Register 1

(Read Only Address 02h):

D7	D6	D5	D4	D3	D2	D1	D0				
Busy	0	0	ROS	0	Diode Fault	RTCRIT	LOC				
Bits	Nam	e	Description								
7	Busy	When set to "1" the part is converting.									
6-5	Reserved Report "0" when read.										
4	ROS	ROS Status Bit for Remote OS									
3	Reserved		Reports "0" when read.								
2	Diode Fault			itatus bit for missing diode (Either D+ is shorted to GND, and/or V _{DD} , and/or D-; or D+ is floating.) lote: The unsigned registers will report 0°C if read; the signed value registers will report - 28 000°C.							
1	RTCRIT		Status bit for Remote TCRIT.								
0	LOC		Status bit for the shared	Status bit for the shared Local OS and TCRIT.							

Table 25. Status Register 2

(Read Only Address 33h):

D7	D6	D5	D4	D3	D2	D1	D0
Not Ready	TruTherm 3904 Detect	0	0	0	0	0	0

Bits	Name	Description
7	Not Ready	Waiting for 30 ms power-up sequence to end.
6	TruTherm 3904 Detect	1: MMBT3904 is connected and TruTherm technology is enabled. 0: MMBT3904 is connected and TruTherm technology is disabled.
5-0	Reserved	Reports "0" when read.

LIMIT REGISTERS

Table 26. Unsigned Remote OS Limit - 0°C to 255°C

(Read/Write Address 07h/0Dh or 0Dh/07h):

D7	D6	D5	D4	D3	D2	D1	D0
128	64	32	16	8	4	2	1

Power on Reset default is 55h (85°C).

Table 27. Unsigned Local Shared OS and T_CRIT Limit - 0°C to 127°C

(Read/Write Address 20h):

D7	D6	D5	D4	D3	D2	D1	D0
128	64	32	16	8	4	2	1

Power on Reset default is 55h (85°C).

Table 28. Unsigned Remote T_CRIT Limit - 0°C to 255°C

(Read/Write Address 19h):

D7	D6	D5	D4	D3	D2	D1	D0
128	64	32	16	8	4	2	1

Power on Reset default is 6Eh (110°C).



Table 29. Common Hysteresis Register

(Read/Write Address 21h):

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	16	8	4	2	1

Power on Reset default is 0Ah (10°C).

IDENTIFICATION REGISTERS

Table 30. Manufacturers ID Register

(Read Only Address FEh): Always returns 01h.

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	1

Table 31. Revision ID Register

(Read Only Address FFh): Default is B1h. This register will increment by 1 every time there is a revision to the die by Texas Instruments. The initial revision bits for B1h are shown below.

D7	D6	D5	D4	D3	D2	D1	D0
1	0	1	1	0	0	0	1

LM95235 LM95235-Q1 SNIS142F – APRIL <u>2006 – REVISED MARCH 2013</u>



www.ti.com

APPLICATIONS HINTS

The LM95235 can be applied easily in the same way as other integrated-circuit temperature sensors, and its remote diode sensing capability allows it to be used in new ways as well. It can be soldered to a printed circuit board, and because the path of best thermal conductivity is between the die and the pins, its temperature will effectively be that of the printed circuit board lands and traces soldered to the LM95235's pins. This presumes that the ambient air temperature is almost the same as the surface temperature of the printed circuit board; if the air temperature is much higher or lower than the surface temperature, the actual temperature of the LM95235 die will be at an intermediate temperature between the surface and air temperatures. Again, the primary thermal conduction path is through the leads, so the circuit board temperature will contribute to the die temperature much more strongly than will the air temperature.

To measure temperature external to the LM95235's die, use a remote diode. This diode can be located on the die of a target IC, allowing measurement of the IC's temperature, independent of the LM95235's temperature. A discrete diode can also be used to sense the temperature of external objects or ambient air. Remember that a discrete diode's temperature will be affected, and often dominated, by the temperature of its leads. Most silicon diodes do not lend themselves well to this application. It is recommended that an MMBT3904 transistor base-emitter junction be used with the collector tied to the base.

The LM95235's TruTherm technology allows accurate sensing of integrated thermal diodes, such as those found on most processors. With TruTherm technology turned off, the LM95235 can measure a diode-connected transistor such as the MMBT3904 or the thermal diode found in an AMD processor.

The LM95235 has been optimized to measure the remote thermal diode integrated in a typical Intel processor on 65 nm or 90 nm process or an MMBT3904 transistor. Using the Remote Diode Model Select register either pair of remote inputs can be assigned to be either a typical Intel processor on 65 nm or 90 nm process or an MMBT3904.

DIODE NON-IDEALITY

Diode Non-Ideality Factor Effect on Accuracy

When a transistor is connected as a diode, the following relationship holds for variables V_{BE}, T and I_F:

$$\mathbf{I}_{\mathsf{F}} = \mathbf{I}_{\mathsf{S}} \times \begin{bmatrix} e^{\left(\frac{V_{BE}}{\eta \times V_{t}}\right)} - 1 \end{bmatrix}$$

where

•
$$V_t = \frac{kT}{q}$$

- $q = 1.6 \times 10^{-19}$ Coulombs (the electron charge),
- T = Absolute Temperature in Kelvin
- $k = 1.38 \times 10^{-23}$ joules/K (Boltzmann's constant),
- η is the non-ideality factor of the process the diode is manufactured on,
- I_S = Saturation Current and is process dependent,
- $I_f =$ Forward Current through the base-emitter junction
- V_{BE} = Base-Emitter Voltage drop

In the active region, the -1 term is negligible and may be eliminated, yielding the following equation

$$\mathbf{I}_{\mathsf{F}} = \mathbf{I}_{\mathsf{S}} \mathbf{X} \left[e^{\left(\frac{\mathsf{V}_{\mathsf{BE}}}{\eta \, \mathsf{x} \, \mathsf{V}_{\mathsf{t}}} \right)} \right]$$

(2)

(1)

In Equation 2, η and I_S are dependant upon the process that was used in the fabrication of the particular diode. By forcing two currents with a very controlled ratio(I_{F2} / I_{F1}) and measuring the resulting voltage difference, it is possible to eliminate the I_S term. Solving for the forward voltage difference yields the relationship:



$$\Delta V_{BE} = \eta x \left(\frac{kT}{q}\right) x \ln \left(\frac{I_{F2}}{I_{F1}}\right)$$

Solving Equation 3 for temperature yields:

$$T = \frac{q \times \Delta V_{\text{BE}}}{\eta \times k \times \ln\left(\frac{I_{F2}}{I_{F1}}\right)}$$

(4)

(3)

Equation 4 holds true when a diode connected transistor such as the MMBT3904 is used. When this "diode" equation is applied to an integrated diode such as a processor transistor with its collector tied to GND as shown in Figure 18 it will yield a wide non-ideality spread. This wide non-ideality spread is not due to true process variation but due to the fact that Equation 4 is an approximation.

TruTherm technology uses the transistor equation, Equation 5, which is a more accurate representation of the topology of the thermal diode found in an FPGA or processor.

$$T = \frac{q \times \Delta v_{BE}}{\eta \times k \times \ln\left(\frac{l_{C2}}{l_{C1}}\right)}$$
(5)
$$PROCESSOR \qquad \downarrow IE = IF \qquad 100 \text{ pF} \qquad \downarrow 3 \qquad \downarrow 100 \text{ pF} \qquad \downarrow 100 \text$$



LM95235

TruTherm should only be enabled when measuring the temperature of a transistor integrated as shown in the processor of Figure 18, because Equation 5 only applies to this topology.

Calculating Total System Accuracy

The voltage seen by the LM95235 also includes the I_FR_S voltage drop of the series resistance. The non-ideality factor, η , is the only other parameter not accounted for and depends on the diode that is used for measurement. Since ΔV_{BE} is proportional to both η and T, the variations in η cannot be distinguished from variations in temperature. Since the non-ideality factor is not controlled by the temperature sensor, it will directly add to the inaccuracy of the sensor. For the for Intel processor on 65nm process, Intel specifies a +4.06%/-0.897% variation in n from part to part when the processor diode is measured by a circuit that assumes diode equation, Equation 4, as true. As an example, assume a temperature sensor has an accuracy specification of ±1.0°C at a temperature of 80°C (353 Kelvin) and the processor diode has a non-ideality variation of +1.19%/-0.27%. The resulting system accuracy of the processor temperature being sensed will be:

T_{ACC} = + 1.0°C + (+4.06% of 353 K) = +15.3°C

(6)

(7)

T_{ACC} = - 1.0°C + (-0.89% of 353 K) = -4.1°C



TrueTherm technology uses the transistor equation, Equation 5, resulting in a non-ideality spread that truly reflects the process variation which is very small. The transistor equation non-ideality spread is $\pm 0.39\%$ for the Pentium 4 processor on 90 nm process. The resulting accuracy when using TruTherm technology improves to:

$$A_{ACC} = \pm 0.75^{\circ}C + (\pm 0.39\% \text{ of } 353 \text{ K}) = \pm 2.16^{\circ}C$$

The next error term to be discussed is that due to the series resistance of the thermal diode and printed circuit board traces. The thermal diode series resistance is specified on most processor data sheets. For Intel processors in 65 nm process, this is specified at 4.52Ω typical. The LM95235 accommodates the typical series resistance of Intel Processor on 65 nm process. The error that is not accounted for is the spread of the processor's series resistance, that is 2.79Ω to 6.24Ω or $\pm 1.73\Omega$. The equation to calculate the temperature error due to series resistance (T_{ER}) for the LM95235 is simply:

$$T_{ER} = \left(0.62 \frac{{}^{0}C}{\Omega}\right) \times R_{PCB}$$

(9)

(8)

Solving Equation 9 for R_{PCB} equal to $\pm 1.73\Omega$ results in the additional error due to the spread in the series resistance of $\pm 1.07^{\circ}$ C. The spread in error cannot be canceled out, as it would require measuring each individual thermal diode device. This is quite difficult and impractical in a large volume production environment.

Equation 9 can also be used to calculate the additional error caused by series resistance on the printed circuit board. Since the variation of the PCB series resistance is minimal, the bulk of the error term is always positive and can simply be cancelled out by subtracting it from the output readings of the LM95235.

Broossor Family	Transisto	Series R,Ω		
Processor Family	Min	Тур	Max	
Intel Processor on 65 nm process	0.997	1.001	1.005	4.52

Dessess Forsily	Diode	ideality	Series R,Ω	
Processor Family	Min	Тур	Max	
Pentium III CPUID 67h	1	1.0065	1.0125	
Pentium III CPUID 68h, PGA370Socket, Celeron	1.0057	1.008	1.0125	
Pentium 4, 423 pin	0.9933	1.0045	1.0368	
Pentium 4, 478 pin	0.9933	1.0045	1.0368	
Pentium 4 on 0.13 micron process, 2 to 3.06 GHz	1.0011	1.0021	1.0030	3.64
Pentium 4 on 90 nm process	1.0083	1.011	1.023	3.33
Intel Processor on 65 nm process	1.000	1.009	1.050	4.52
Pentium M (Centrino)	1.00151	1.00220	1.00289	3.06
MMBT3904		1.003		
AMD Athlon MP model 6	1.002	1.008	1.016	
AMD Athlon 64	1.008	1.008	1.096	
AMD Opteron	1.008	1.008	1.096	
AMD Sempron		1.00261		0.93

Compensating for Different Non-Ideality

In order to compensate for the errors introduced by non-ideality, the temperature sensor is calibrated for a particular processor. Texas Instruments temperature sensors are always calibrated to the typical non-ideality and series resistance of a given processor type. The LM95235 is calibrated for two non-ideality factors and series resistance values thus supporting the MMBT3904 transistor and Intel processors on 65nm process without the requirement for additional trims. For most accurate measurements TruTherm mode should be turned on when measuring the Intel processor on 65nm process to minimize the error introduced by the false non-ideality spread (see Diode Non-Ideality Factor Effect on Accuracy). When a temperature sensor calibrated for a particular processor type is used with a different processor type, additional errors are introduced.



(10)

Temperature errors associated with non-ideality of different processor types may be reduced in a specific temperature range of concern through use of software calibration. Typical Non-ideality specification differences cause a gain variation of the transfer function, therefore the center of the temperature range of interest should be the target temperature for calibration purposes. The following equation can be used to calculate the temperature correction factor (T_{CF}) required to compensate for a target non-ideality differing from that supported by the LM95235.

$$T_{CF} = \left(\frac{\eta_{S} - \eta_{PROCESSOR}}{\eta_{S}}\right) X (T_{CR} + 273K)$$

where

- $\eta_S = LM95235$ non-ideality for accuracy specification
- $\eta_{PROCESSOR}$ = Processor thermal diode typical non-ideality
- T_{CR} = center of the temperature range of interest in °C

The correction factor should be directly added to the temperature reading produced by the LM95235. For example when using the LM95235, with the 3904 mode selected, to measure a AMD Athlon processor, with a typical non-ideality of 1.008, for a temperature range of 60°C to 100°C the correction factor would calculate to:

$$T_{CF} = \left(\frac{1.003 - 1.008}{1.003}\right) \cdot (80 + 273) = -1.75^{\circ}C$$
(11)

Therefore, 1.75°C should be subtracted from the temperature readings of the LM95235 to compensate for the differing typical non-ideality target.

PCB LAYOUT FOR MINIMIZING NOISE




Figure 19. Ideal Diode Trace Layout

In a noisy environment, such as a processor mother board, layout considerations are very critical. Noise induced on traces running between the remote temperature diode sensor and the LM95235 can cause temperature conversion errors. Keep in mind that the signal level the LM95235 is trying to measure is in microvolts. The following guidelines should be followed:

- 1. V_{DD} should be bypassed with a 0.1 μ F capacitor in parallel with 100 pF. The 100 pF capacitor should be placed as close as possible to the power supply pin. A bulk capacitance of approximately 10 μ F needs to be in the near vicinity of the LM95235.
- A 100 pF diode bypass capacitor is recommended to filter high frequency noise but may not be necessary. Make sure the traces to the 100 pF capacitor are matched. Place the filter capacitors close to the LM95235 pins.
- 3. Ideally, the LM95235 should be placed within 10 cm of the Processor diode pins with the traces being as straight, short and identical as possible. Trace resistance of 1Ω can cause as much as 0.62°C of error. This error can be compensated by using simple software offset compensation.
- 4. Diode traces should be surrounded by a GND guard ring to either side, above and below if possible. This GND guard should not be between the D+ and D- lines. In the event that noise does couple to the diode lines it would be ideal if it is coupled common mode. That is equally to the D+ and D- lines.
- 5. Avoid routing diode traces in close proximity to power supply switching or filtering inductors.
- 6. Avoid running diode traces close to or parallel to high speed digital and bus lines. Diode traces should be kept at least 2 cm apart from the high speed digital traces.

Copyright © 2006–2013, Texas Instruments Incorporated

LM95235 LM95235-Q1 SNIS142F – APRIL <u>2006 – REVISED MARCH 2013</u>

TEXAS INSTRUMENTS

www.ti.com

- 7. If it is necessary to cross high speed digital traces, the diode traces and the high speed digital traces should cross at a 90 degree angle.
- 8. The ideal place to connect the LM95235's GND pin is as close as possible to the Processors GND associated with the sense diode.
- 9. Leakage current between D+ and GND and between D+ and D- should be kept to a minimum. Thirteen nano-amperes of leakage can cause as much as 0.2°C of error in the diode temperature reading. Keeping the printed circuit board as clean as possible will minimize leakage current.

Noise coupling into the digital lines greater than 400 mVp-p (typical hysteresis) and undershoot less than 500 mV below GND, may prevent successful SMBus communication with the LM95235. SMBus no acknowledge is the most common symptom, causing unnecessary traffic on the bus. Although the SMBus maximum frequency of communication is rather low (100 kHz max), care still needs to be taken to ensure proper termination within a system with multiple parts on the bus and long printed circuit board traces. An RC lowpass filter with a 3 dB corner frequency of about 40 MHz is included on the LM95235's SMBCLK input. Additional resistance can be added in series with the SMBDAT and SMBCLK lines to further help filter noise and ringing. Minimize noise coupling by keeping digital traces out of switching power supply areas as well as ensuring that digital lines containing high speed data communications cross at right angles to the SMBDAT and SMBCLK lines.



195235

LM95235-Q1

www.ti.com

REVISION HISTORY

Cł	nanges from Revision E (March 2013) to Revision F	Page
•	Changed layout of National Data Sheet to TI format	. 28



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LM95235CIMM/NOPB	ACTIVE	VSSOP	DGK	8	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	0 to 90	T36C	Samples
LM95235CIMMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	0 to 90	T36C	Samples
LM95235DIMM/NOPB	ACTIVE	VSSOP	DGK	8	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 90	T36D	Samples
LM95235DIMMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 90	T36D	Samples
LM95235EIMM/NOPB	ACTIVE	VSSOP	DGK	8	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 90	T36E	Samples
LM95235QEIMM	NRND	VSSOP	DGK	8	1000	TBD	Call TI	Call TI	-40 to 85	36QE	
LM95235QEIMM/NOPB	ACTIVE	VSSOP	DGK	8	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 85	36QE	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

6-Feb-2020

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LM95235, LM95235-Q1 :

Catalog: LM95235

• Automotive: LM95235-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM95235CIMM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM95235CIMMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM95235DIMM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM95235DIMMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM95235EIMM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM95235QEIMM	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM95235QEIMM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

29-Sep-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM95235CIMM/NOPB	VSSOP	DGK	8	1000	210.0	185.0	35.0
LM95235CIMMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LM95235DIMM/NOPB	VSSOP	DGK	8	1000	210.0	185.0	35.0
LM95235DIMMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LM95235EIMM/NOPB	VSSOP	DGK	8	1000	210.0	185.0	35.0
LM95235QEIMM	VSSOP	DGK	8	1000	210.0	185.0	35.0
LM95235QEIMM/NOPB	VSSOP	DGK	8	1000	210.0	185.0	35.0

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated