SCLS566A – JANUARY 2004 – REVISED MAY 2004

- Controlled Baseline

 One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -40°C to 105°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree[†]
- 2-V to 5.5-V V_{CC} Operation
- Max t_{pd} of 14.5 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 3.3 V, $T_A = 25^{\circ}C$

[†] Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

description/ordering information

Typical V_{OHV} (Output V_{OH} Undershoot)
 >2.3 V at V_{CC} = 3.3 V, T_A = 25°C

- I_{off} Supports Partial-Power-Down-Mode Operation
- Dual 4-Bit Binary Counters With Individual Clocks
- Direct Clear for Each 4-Bit Counter
- Can Significantly Improve System Densities by Reducing Counter Package Count by 50 Percent

 -		PACK OP VII		_
1CLR 1Q _A 1Q _B 1Q _C 1Q _D	2 3 4 5		13 12 11 10] 2 <mark>CLK</mark>] 2CLR] 2Q _A] 2Q _B] 2Q _C

The SN74LV393A contains eight flip-flops and additional gating to implement two individual 4-bit counters in a single package. This device is designed for 2-V to 5.5-V V_{CC} operation.

This device comprises two independent 4-bit binary counters, each having a clear (CLR) and a clock ($\overline{\text{CLK}}$) input. The device changes state on the negative-going transition of the $\overline{\text{CLK}}$ pulse. N-bit binary counters can be implemented with each package, providing the capability of divide by 256. The SN74LV393A has parallel outputs from each counter stage so that any submultiple of the input count frequency is available for system timing signals.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

1	Γ _Α	PACKAGE		ORDERABLE PART NUMBER	TOP-SIDE MARKING							
_40°C t	o 105°C	TSSOP – PW	Tape and reel	SN74LV393ATPWREP	LV393EP							

ORDERING INFORMATION

[‡]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

INP	UTS	FUNCTION
CLK	CLR	FUNCTION
\uparrow	L	No change
\downarrow	L	Advance to next stage
Х	Н	All outputs L

FUNCTION TABLE



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2004, Texas Instruments Incorporated

SCLS566A – JANUARY 2004 – REVISED MAY 2004

logic diagram, each counter (positive logic)



timing diagram





SCLS566A - JANUARY 2004 - REVISED MAY 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 7 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
VCC	Supply voltage		2	5.5	V	
		$V_{CC} = 2 V$	1.5			
		V_{CC} = 2.3 V to 2.7 V	$V_{CC} \times 0.7$		V	
VIH	High-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	$V_{CC} \times 0.7$		V	
		V_{CC} = 4.5 V to 5.5 V	$V_{CC} \times 0.7$			
		$V_{CC} = 2 V$		$\begin{array}{c c c c c c c c c c c c c c c c c c c $		
	Level Incol President Incol	V_{CC} = 2.3 V to 2.7 V		$V_{CC} \times 0.3$	v	
VIL	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$		$V_{CC} \times 0.3$		
	Input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$V_{CC} \times 0.3$		
VI	Input voltage		0	5.5	V	
VO	Output voltage		0	VCC	V	
		$V_{CC} = 2 V$		-50	μΑ	
		V_{CC} = 2.3 V to 2.7 V		-2		
IOH		$V_{CC} = 3 \vee to 3.6 \vee$		-6	mA	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-12		
		$V_{CC} = 2 V$		50	μΑ	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		
IOL	Low-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$		6	mA	
		V_{CC} = 4.5 V to 5.5 V		12		
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		200		
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 3 V \text{ to } 3.6 V$		100	ns/V	
		$V_{CC} = 4.5 V \text{ to } 5.5 V$		20		
TA	Operating free-air temperature		-40	105	°C	

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS566A - JANUARY 2004 - REVISED MAY 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} -0.1			
V _{OH}	$I_{OH} = -2 \text{ mA}$	2.3 V	2			
	I _{OH} = -6 mA	3 V	2.48			V
	$I_{OH} = -12 \text{ mA}$	4.5 V	3.8			
	I _{OL} = 50 μA	2 V to 5.5 V		0.1		
Max	$I_{OL} = 2 \text{ mA}$	2.3 V			0.4	V
VOL	$I_{OL} = 6 \text{ mA}$	3 V			0.44	V
	$V_{OH} \begin{cases} I_{OH} = -50 \mu A & 2 V \text{ to } 5.5 V & V_{CC} - 0.1 \\ I_{OH} = -2 m A & 2.3 V & 2 \\ \hline I_{OH} = -6 m A & 3 V & 2.48 \\ \hline I_{OH} = -12 m A & 4.5 V & 3.8 \\ \hline I_{OH} = -12 m A & 2 V \text{ to } 5.5 V & 0 \\ \hline I_{OL} = 50 \mu A & 2.4 V \text{ to } 5.5 V & 0 \\ \hline I_{OL} = 2 m A & 2.3 V & 0 \\ \hline I_{OL} = 6 m A & 3 V & 0.4 \\ \hline I_{OL} = 6 m A & 3 V & 0.4 \\ \hline I_{OL} = 12 m A & 4.5 V & 0.5 \\ \hline I_{I} & V_{I} = 5.5 V \text{ or } \text{GND} & 0 \text{ to } 5.5 V & 4 \\ \hline I_{CC} & V_{I} = V_{CC} \text{ or } \text{GND}, I_{O} = 0 & 5.5 V & 2 \\ \hline I_{off} & V_{I} \text{ or } V_{O} = 0 \text{ to } 5.5 V & 0 \\ \hline \end{cases}$	0.55				
l	$V_{I} = 5.5 \text{ V or GND}$	0 to 5.5 V			±1	μA
ICC	$V_{I} = V_{CC} \text{ or } GND, I_{O} = 0$	5.5 V			20	μA
loff	$V_{I} \text{ or } V_{O} = 0 \text{ to } 5.5 \text{ V}$	0			5	μA
Ci	$V_{I} = V_{CC} \text{ or } GND$	3.3 V		1.8		pF

timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

			T _A = 2	25°C	MAINI		
			MIN	MAX		MAX	UNIT
	t Dulos duration	CLK high or low	5		5		
tw	Pulse duration	CLR high	5		5		ns
t _{su}	Setup time	CLR inactive before CLK \downarrow	6		6		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

			T _A = 2	T _A = 25°C		MAX	LINUT
		MIN MAX		MAX	MIN		UNIT
	t _W Pulse duration	CLK high or low	5		5		
τw		CLR high	5		5		ns
t _{su}	Setup time	CLR inactive before $CLK{\downarrow}$	5		5		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A = 25°C		MIN MAX		UNIT
			MIN	MAX	MIN	WAA	UNIT
	t _W Pulse duration	CLK high or low	5		5		
t _W		CLR high	5		5		ns
t _{su}	Setup time	CLR inactive before $CLK{\downarrow}$	4		4		ns



SCLS566A - JANUARY 2004 - REVISED MAY 2004

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T _A = 25°C					
	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
fmax			CL = 50 pF	30	70		25		MHz
	CLK	QA	C _L = 50 pF		9.3	21.3	1	24.5	
		QB			10.9	23.9	1	27.5	
^t pd		QC			12.3	26.1	1	30	ns
		QD			13.4	27.8	1	32	
^t PHL	CLR	Q _n	C _L = 50 pF		9.1	17.4	1	20	ns

switching characteristics over recommended operation free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	FROM TO		T,	ן = 25°C	;		MAY	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
f _{max}			CL = 50 pF	45	105		35		MHz
	$ \begin{array}{c} $		6.7	16.7	1	19			
		QB	C _L = 50 pF		7.8	19.3	1	22	
^t pd		QC			8.7	21.5	1	24.5	ns
		QD			9.5	23.2	1	26.5	
^t PHL	CLR	Q _n	C _L = 50 pF		6.8	15.8	1	18	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	T _A = 25°C				MAX	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
f _{max}			C _L = 50 pF	85	150		75		MHz
	tpd CLK QA QB QC $CL = 50 pF$		4.9	10.5	1	12			
		QB	C _L = 50 pF		5.6	11.8	1	13.5	
^t pd		QC			6.2	13.2	1	15	ns
		QD			6.6	14.5	1	16.5	5
^t PHL	CLR	Q _n	C _L = 50 pF		5.2	10.1	1	11.5	ns



SCLS566A – JANUARY 2004 – REVISED MAY 2004

noise characteristics, V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C (see Note 5)

	PARAMETER	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.3	0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.2	-0.8	V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		2.8		V
VIH(D)	High-level dynamic input voltage	2.31			V
VIL(D)	Low-level dynamic input voltage			0.99	V


NOTE 5: Characteristics are for surface-mount packages only.

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CO	NDITIONS	V _{CC}	TYP	UNIT
<u> </u>	Dever discipation conscitutes	C. 50 mF	£ 10 MU-	3.3 V	15.2	~ [
Cpd	Power dissipation capacitance	C _L = 50 pF,	f = 10 MHz	5 V	17.3	pF



SCLS566A - JANUARY 2004 - REVISED MAY 2004



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns. C.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PI7} and t_{PH7} are the same as t_{dis} .
- F. t_{P7I} and t_{P7H} are the same as t_{en} .
- G. t_{PHL} and t_{PLH} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LV393ATPWREP	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 105	LV393EP	Samples
V62/04695-01XE	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 105	LV393EP	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

6-Feb-2020

OTHER QUALIFIED VERSIONS OF SN74LV393A-EP :

• Catalog: SN74LV393A

• Automotive: SN74LV393A-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

Texas Instruments





TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal

TAPE AND REEL INFORMATION

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV393ATPWREP	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV393ATPWREP	TSSOP	PW	14	2000	367.0	367.0	35.0

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated