TLC7628C<br>DUAL 8-BIT MULTIPLYING DIGITAL-TO-ANALOG CONVERTER

- Easy Microprocessor Interface
- On-Chip Data Latches
- Digital Inputs Are TTL-Compatible With $10.8-\mathrm{V}$ to 15.75 -V Power Supply
- Monotonic Over the Entire A/D Conversion Range
- Fast Control Signaling for Digital Signal Processor (DSP) Applications Including Interface With TMS320
- CMOS Technology

| KEY PERFORMANCE SPECIFICATIONS |  |
| :--- | :---: |
| Resolution | 8 bits |
| Linearity Error | $1 / 2 \mathrm{LSB}$ |
| Power Dissipation | 20 mW |
| Settling Time | 100 ns |
| Propagation Delay Time | 80 ns |

DW OR N PACKAGE
(TOP VIEW)


## description

The TLC7628C is a dual, 8-bit, digital-to-analog converter (DAC) designed with separate on-chip data latches and featuring exceptionally close DAC-to-DAC matching. Data are transferred to either of the two DAC data latches through a common, 8 -bit input port. Control input DACA/DACB determines which DAC is loaded. The load cycle of this device is similar to the write cycle of a random-access memory, allowing easy interface to most popular microprocessor buses and output ports. Segmenting the high-order bits minimizes glitches during changes in the most significant bits, where glitch impulse is typically the strongest.

The TLC7628C operates from a $10.8-\mathrm{V}$ to $15.75-\mathrm{V}$ power supply and is TTL-compatible over this range. 2- or 4-quadrant multiplying makes this device a sound choice for many microprocessor-controlled gain-setting and signal-control applications.

The TLC 7628 C is characterized for operation from $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.

## functional block diagram


absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$
Supply voltage range, $\mathrm{V}_{\mathrm{DD}}$ (to AGND or DGND) ................................................. 0.3 V to 17 V
Voltage between AGND and DGND ..............................................................................................

Reference voltage range, $\mathrm{V}_{\text {refA }}$ or $\mathrm{V}_{\text {refB }}$ (to AGND ) ................................................... $\pm 25 \mathrm{~V}$
Feedback voltage range, $\mathrm{V}_{\text {RFBA }}$ or $\mathrm{V}_{\text {RFBB }}$ (to AGND) ..................................................... 25 V
Output voltage range, $\mathrm{V}_{\mathrm{OA}}$ or $\mathrm{V}_{\mathrm{OB}}$ (to AGND ) ............................................................. 25 V
Peak input current ...................................................................................... $10 \mu \mathrm{~A}$



Lead temperature $1,6 \mathrm{~mm}$ ( $1 / 16 \mathrm{inch}$ ) from case for 10 seconds: DW or N package $\ldots \ldots . \ldots \ldots+260^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## recommended operating conditions

|  | MIN | NOM MAX | UNIT |
| :---: | :---: | :---: | :---: |
| Supply voltage, VDD | 10.8 | 15.75 | V |
| Reference voltage, $\mathrm{V}_{\text {refA }}$ or $\mathrm{V}_{\text {refB }}$ |  | $\pm 10$ | V |
| High-level input voltage, $\mathrm{V}_{\mathrm{IH}}$ | 2.4 |  | V |
| Low-level input voltage, $\mathrm{V}_{\text {IL }}$ |  | 0.8 | V |
| $\overline{\mathrm{CS}}$ setup time, $\left.\mathrm{t}_{\text {Su( }} \mathrm{CS}\right)$ | 50 |  | ns |
| $\overline{\mathrm{CS}}$ hold time, $\mathrm{th}(\mathrm{CS})$ (see Figure 1) | 0 |  | ns |
| DAC select setup time, $\mathrm{t}_{\text {Su( }}$ (DAC) (see Figure 1) | 60 |  | ns |
| DAC select hold time, $\mathrm{th}^{\text {(DAC) }}$ (see Figure 1) | 10 |  | ns |
| Data bus input setup time $\mathrm{t}_{\text {Su }}(\mathrm{D})$ (see Figure 1) | 25 |  | ns |
| Data bus input hold time $\mathrm{th}_{\mathrm{h}}(\mathrm{D})$ (see Figure 1) | 10 |  | ns |
| Pulse duration, $\overline{\mathrm{WR}}$ low, $\mathrm{t}_{\mathrm{w}}(\mathrm{WR})$ (see Figure 1) | 50 |  | ns |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ TLC7628C | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended ranges of operating free-air temperature and $V_{D D}$, $V_{\text {refA }}=V_{\text {ref }}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{OA}}$ and $\mathrm{V}_{\mathrm{OB}}$ at 0 V (unless otherwise noted)

| PARAMETER |  |  | TEST CONDITIONS |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{1} \mathrm{H}$ | High-level input current |  | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ | Full range | 10 | $\mu \mathrm{A}$ |
|  |  |  | $25^{\circ} \mathrm{C}$ | 1 |  |
| IIL | Low-level input current |  |  | $\mathrm{V}_{1}=0$ | Full range | -10 | $\mu \mathrm{A}$ |
|  |  |  | $25^{\circ} \mathrm{C}$ |  | -1 |  |  |
|  | Reference input impedance REFA or REFB to AGND |  |  |  | 520 | k $\Omega$ |  |
| Ikg | Output leakage current | OUTA | DAC data latch loaded with 00000000,$V_{\text {refA }}= \pm 10 \mathrm{~V}$ | Full range | $\pm 200$ | nA |  |
|  |  |  |  | $25^{\circ} \mathrm{C}$ | $\pm 50$ |  |  |
|  |  | OUTB | DAC data latch loaded with 00000000,$V_{\text {refB }}= \pm 10 \mathrm{~V}$ | Full range | $\pm 200$ |  |  |
|  |  |  |  | $25^{\circ} \mathrm{C}$ | $\pm 50$ |  |  |
|  | Input resistance match (REFA to REFB) |  |  |  | $\pm 1 \%$ |  |  |
|  | DC supply sensitivity $\Delta$ gain/ $\Delta \mathrm{V}_{\mathrm{DD}}$ |  | $\Delta \mathrm{V}_{\mathrm{DD}}= \pm 5 \%$ | Full range | 0.02 | \%/\% |  |
|  |  |  | $25^{\circ} \mathrm{C}$ | 0.01 |  |  |
| IDD | Supply current | Quiescent |  | All digital inputs at $\mathrm{V}_{\text {IH }} \mathrm{min}$ or $\mathrm{V}_{\text {IL }}$ max |  | 2 | mA |
|  |  | Standby | All digital inputs at 0 V or $\mathrm{V}_{\mathrm{DD}}$ | Full range | 0.5 |  |  |
|  |  |  |  | $25^{\circ} \mathrm{C}$ | 0.1 |  |  |
| $\mathrm{C}_{i}$ | Input capacitance | DB0-DB7 |  |  | 10 | pF |  |
|  |  | $\begin{array}{\|l\|} \hline \overline{\mathrm{WR}}, \overline{\mathrm{CS}}, \\ \overline{\mathrm{DACA}} / \mathrm{DACB} \end{array}$ |  |  | 15 |  |  |
| $\mathrm{C}_{0}$ | Output capacitance (OUTA, OUTB) |  | DAC data latches loaded with 00000000 |  | 25 | pF |  |
|  |  |  | DAC data latches loaded with 11111111 |  | 60 |  |  |

## TLC7628C

operating characteristics over recommended ranges of operating free-air temperature and $\mathrm{V}_{\mathrm{DD}}$, $\mathrm{V}_{\text {refA }}=\mathrm{V}_{\text {refB }}=10 \mathrm{~V}, \mathrm{~V}_{\text {OA }}$ and $\mathrm{V}_{\text {OB }}$ at 0 V (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Linearity error |  |  |  |  | $\pm 1 / 2$ | LSB |
| Settling time (to 1/2 LSB) |  | See Note 1 |  |  | 100 | ns |
| Gain error |  | See Note 2 | Full range |  | $\pm 3$ | LSB |
|  |  | $25^{\circ} \mathrm{C}$ |  | $\pm 2$ |  |
| AC feedthrough | REFA to OUTA |  | See Note 3 | Full range |  | -65 | dB |
|  | REFB to OUTB | $25^{\circ} \mathrm{C}$ |  |  | -75 |  |  |
| Temperature coefficient of gain |  |  |  |  | $\pm 0.0035$ | \%FSR/ $/{ }^{\circ} \mathrm{C}$ |  |
| Propagation delay (from digital input to $90 \%$ of final analog output current) |  | See Note 4 |  |  | 80 | ns |  |
| Channel-to-channel isolation | REFA to OUTB | See Note 5 | $25^{\circ} \mathrm{C}$ |  | 80 | dB |  |
|  | REFB to OUTA | See Note 6 | $25^{\circ} \mathrm{C}$ |  | 80 |  |  |
| Digital-to-analog glitch impulse area |  | Measured for code transition from 00000000 to 11111111,$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 330 | nV •s |  |
| Digital crosstalk |  | Measured for code transition from 00000000 to 11111111,$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 60 | nV •s |  |
| Harmonic distortion |  | $\mathrm{V}_{\mathrm{i}}=6 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | -85 | dB |  |

NOTES: 1. OUTA, OUTB load $=100 \Omega, C_{e x t}=13 \mathrm{pF}$; $\overline{\mathrm{WR}}$ and $\overline{\mathrm{CS}}$ at 0 V ; DB0-DB7 at 0 V to $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{DD}}$ to 0 V .
2. Gain error is measured using an internal feedback resistor. Nominal full scale range $(F S R)=V_{r e f}-1$ LSB. Both $D A C$ latches are loaded with 11111111.
3. $\mathrm{V}_{\text {ref }}=20 \mathrm{~V}$ peak-to-peak, $10-\mathrm{kHz}$ sine wave
4. $\mathrm{V}_{\text {reff }}=\mathrm{V}_{\text {refB }}=10 \mathrm{~V}$; OUTA/OUTB load $=100 \Omega, \mathrm{C}_{\text {ext }}=13 \mathrm{pF} ; \overline{\mathrm{WR}}$ and $\overline{\mathrm{CS}}$ at 0 V ; DB0-DB7 at 0 V to $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{DD}}$ to 0 V .
5. $\mathrm{V}_{\text {ref }}=20 \mathrm{~V}$ peak-to-peak, $10-\mathrm{kHz}$ sine wave; $\mathrm{V}_{\text {refB }}=0$
6. $\mathrm{V}_{\text {refB }}=20 \mathrm{~V}$ peak-to-peak, $10-\mathrm{kHz}$ sine wave; $\mathrm{V}_{\text {ref }}=0$


For all input signals, $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=5 \mathrm{~ns}(10 \%$ to $90 \%$ points).
Figure 1. Setup and Hold Times

## APPLICATION INFORMATION

This device is capable of performing 2-quadrant or full 4-quadrant multiplication. Circuit configurations for 2-quadrant and 4-quadrant multiplication are shown in Figures 2 and 3. Input coding for unipolar and bipolar operation are summarized in Tables 2 and 3, respectively.


NOTES: A. R1, R2, R3, and R4 are used only if gain adjustment is required. See table for recommended values. Make gain adjustment with digital input of 255.
B. C 1 and C 2 phase compensation capacitors ( 10 pF to 15 pF ) are required when using high-speed amplifiers to prevent ringing or oscillation.

Figure 2. Unipolar Operation (2-Quadrant Multiplication)

## APPLICATION INFORMATION



NOTES: A. R1, R2, R3, and R4 are used only if gain adjustment is required. See table for recommended values. Adjust R 1 for V OA $=0 \mathrm{~V}$ with code 10000000 in DACA latch. Adjust R3 for $\mathrm{V}_{\mathrm{OB}}=0 \mathrm{~V}$ with 10000000 in DACB latch.
B. Matching and tracking are essential for resistor pairs R6, R7, R9, and R10.
C. C1 and C2 phase compensation capacitors ( 10 pF to 15 pF ) may be required if A 1 and A 3 are high-speed amplifiers.

Figure 3. Bipolar Operation (4-Quadrant Operation)


NOTE D: A = decoded address for TLC7628 DACA
A +1 = decoded address for TLC7628 DACB
Figure 4. TLC7628 - Intel 8051 Interface

## APPLICATION INFORMATION



NOTE D: A = decoded address for TLC7628 DACA
A +1 = decoded address for TLC7628 DACB
Figure 5. TLC7628-6800 Interface

## voltage-mode operation

The current-multiplying DAC in the TLC7628C can be operated in a voltage mode. In the voltage mode, a fixed voltage is placed on the current output terminal. The analog output voltage is then available at the reference voltage terminal. An example of a current-multiplying DAC operating in voltage mode is shown in Figure 6. The relationship between the fixed input voltage and the analog output voltage is given by the following equation:

Analog output voltage $=$ fixed input voltage ( $\mathrm{D} / 256$ )
where $\mathrm{D}=$ the digital input. In voltage-mode operation, these devices meet the following specification:
\(\left.\begin{array}{|l|l|r|r|r|}\hline LINEARITY ERROR \& TEST CONDITIONS \& MIN \& MAX \& UNIT <br>

\hline Analog output voltage for REFA, REFB \& V_{D D}=12 \mathrm{~V}, \& OUTA or OUTB at 5 \mathrm{~V}, \quad \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \& \& 1\end{array}\right]\) LSB |  |
| :--- |



Figure 6. Current-Multiplying DAC Operating in Voltage Mode

## PRINCIPLES OF OPERATION

This device contains two, identical, 8-bit, multiplying DACs: DACA and DACB. Each DAC consists of an inverted R-2R ladder, analog switches, and input data latches. Binary-weighted currents are switched between the DAC output and AGND, thus maintaining a constant current in each ladder leg independent of the switch state. Most applications require only the addition of an external operational amplifier and voltage reference. A simplified D/A circuit for DACA or DACB with all digital inputs low is shown in Figure 7.
Figure 8 shows the DACA or DACB equivalent circuit. Both DACs share the analog ground terminal 1 (AGND). With all digital inputs high, the reference current flows to OUTA. A small leakage current ( $l_{\mathrm{lkg}}$ ) flows across internal junctions, and as with most semiconductor devices, doubles every $10^{\circ} \mathrm{C}$. The $\mathrm{C}_{0}$ is caused by the parallel combination of the NMOS switches and has a value that depends on the number of switches connected to the output. The range of $\mathrm{C}_{0}$ is 25 pF to 60 pF maximum. The equivalent output resistance ( $\mathrm{r}_{\mathrm{o}}$ ) varies with the input code from $0.8 R$ to $3 R$ where $R$ is the nominal value of the ladder resistor in the R-2R network.
The TLC7628C interfaces to a microprocessor through the data bus, $\overline{C S}, \overline{W R}$, and $\overline{\mathrm{DACA}} / \mathrm{DACB}$ control signals. When $\overline{C S}$ and $\overline{W R}$ are both low, the analog output on this device, specified by the $\overline{\mathrm{DACA}} / \mathrm{DACB}$ control line, responds to the activity on the DB0-DB7 data bus inputs. In this mode, the input latches are transparent and input data directly affects the analog output. When either the $\overline{\mathrm{CS}}$ signal or $\overline{\mathrm{WR}}$ signal goes high, the data on the DB0-DB7 inputs are latched until the $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WR}}$ signals go low again. When $\overline{\mathrm{CS}}$ is high, the data inputs are disabled, regardless of the state of the $\overline{W R}$ signal.
The digital inputs of the TLC7628C provides TTL compatibility when operated from a supply voltage of 10.8 V to 15.75 V .


Figure 7. Simplified Functional Circuit for DACA or DACB


Latch A or Latch B Loaded With 11111111
Figure 8. TLC7628 Equivalent Circuit for DACA or DACB

## PRINCIPLES OF OPERATION

Table 1. Mode Selection Table

| $\overline{\text { DACA/DACB }}$ | $\overline{\mathbf{C S}}$ | $\overline{\text { WR }}$ | DACA | DACB |
| :---: | :---: | :---: | :---: | :---: |
| L | L | L | Write | Hold |
| H | L | L | Hold | Write |
| X | H | X | Hold | Hold |
| X | X | H | Hold | Hold |

L = low level, $\quad \mathrm{H}=$ high level, $\quad \mathrm{X}=$ don't care

Table 2. Unipolar Binary Code

| DAC LATCH CONTENTS |  |
| :---: | :--- |
| (see Note 7) |  |
| MSB | LSB |

Table 3. Bipolar (Offset Binary) Code

| DAC LATCH CONTENTS <br> (see Note 8) <br> MSB $\quad$ LSB | ANALOG OUTPUT |
| :---: | :--- |
| 111111111 |  |
| 10000001 | $\mathrm{~V}_{\mathrm{I}}(127 / 128)$ |
| 10000000 | $\mathrm{~V}_{\mathrm{I}}(1 / 128)$ |
| 01111111 | 0 V |
| 00000001 | $-\mathrm{V}_{\mathrm{I}}(1 / 128)$ |
| 00000000 | $-\mathrm{V}_{\mathrm{I}}(127 / 128)$ |

NOTES: 7. $1 \mathrm{LSB}=(2-8) \mathrm{V}_{\mathrm{I}}$
8. $1 \mathrm{LSB}=(2-7) \mathrm{V}_{\text {I }}$

## PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TLC7628CDW | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | TLC7628C | Samples |
| TLC7628CDWR | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | TLC7628C | Samples |
| TLC7628CN | ACTIVE | PDIP | N | 20 | 20 | Pb -Free (RoHS) | CU NIPDAU | N / A for Pkg Type | 0 to 70 | TLC7628CN | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free",
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the $<=1000 \mathrm{ppm}$ threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

## TAPE AND REEL INFORMATION


*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TLC7628CDWR | SOIC | DW | 20 | 2000 | 330.0 | 24.4 | 10.8 | 13.3 | 2.7 | 12.0 | 24.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TLC7628CDWR | SOIC | DW | 20 | 2000 | 350.0 | 350.0 | 43.0 |

N (R-PDIP-T**)
PLASTIC DUAL-IN-LINE PACKAGE
16 PINS SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C) Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

D The 20 pin end lead shoulder width is a vendor option, either half or full width.


NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side
5. Reference JEDEC registration MS-013.


NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

SCALE:6X

NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.
Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.

