DT Low Skew, : 1/ : 2 Differential-to-3.3V LVPECL Clock Generator

DATASHEET

GENERAL DESCRIPTION

The 8737-11 is a low skew, high performance Differential-to-3.3V LVPECL Clock Generator/Divider. The 8737-11 has two selectable clock inputs. The CLK, nCLK pair can accept most standard differential input levels. The PCLK, nPCLK pair can accept LVPECL, CML, or SSTL input levels.The clock enable isinternally synchronized to eliminate runt pulses on theoutputs during asynchronous assertion/deassertion of the clock enable pin.

Guaranteed output and part-to-part skew characteristics make the 8737-11 ideal for clock distribution applications demanding well defined performance and repeatability.

FEATURES

- 2 divide by 1 differential 3.3V LVPECL outputs; 2 divide by 2 differential 3.3V LVPECL outputs
- Selectable differential CLK, nCLK or LVPECL clock inputs
- CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- PCLK, nPCLK supports the following input types: LVPECL, CML, SSTL
- Maximum output frequency: 650MHz
- Translates any single ended input signal (LVCMOS, LVTTL, GTL) to LVPECL levels with resistor bias on nCLK input
- Output skew: 60ps (maximum)
- Part-to-part skew: 200ps (maximum)
- Bank skew: Bank A 20ps (maximum), Bank B - 35ps (maximum)
- Additive phase jitter, RMS: 0.04ps (typical)
- Propagation delay: 1.7ns (maximum)
- 3.3V operating supply
- 0°C to 70°C ambient operating temperature
- Lead-Free package RoHS compliant

BLOCK DIAGRAM PIN ASSIGNMENT

8737-11 20-Lead TSSOP 6.50mm x 4.40mm x 0.92 package body **G Package** Top View

TABLE 1. PIN DESCRIPTIONS

NOTE: *Pullup* and *Pulldown* refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Inputs				Outputs			
MR	CLK EN	CLK_SEL	Selected Source	QA0, QA1	nQA0, nQA1	QB0, QB1	nQB0, nQB1
	Χ	X		LOW	HIGH	LOW	HIGH
0	0	0	CLK, nCLK	Disabled: LOW	Disabled: HIGH	Disabled; LOW	Disabled: HIGH
0	0		PCLK, nPCLK	Disabled: LOW	Disabled: HIGH	Disabled; LOW	Disabled: HIGH
0		0	CLK. nCLK	Enabled	Enabled	Enabled	Enabled
0			PCLK, nPCLK	Enabled	Enabled	Enabled	Enabled

TABLE 3A. CONTROL INPUT FUNCTION TABLE

After CLK_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as shown if Figure 1.

In the active mode, the state of the outputs are a function of the CLK, nCLK and PCLK, nPCLK inputs as described in Table 3B.

FIGURE 1. CLK_EN TIMING DIAGRAM

NOTE 1: Please refer to the Application Information section, "Wiring the Differential Input to Accept Single Ended Levels".

ABSOLUTE MAXIMUM RATINGS

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 4A. POWER SUPPLY DC CHARACTERISTICS, $V_{CC} = 3.3V \pm 5\%$ **, TA = 0°C to 70°C**

TABLE 4B. LVCMOS / LVTTL DC CHARACTERISTICS, $V_{cc} = 3.3V \pm 5\%$ **,** $T_A = 0^{\circ}C$ **to 70°C**

Symbol	IParameter		Test Conditions	Minimum	Typical	Maximum	Units
IV_{H}	CLK_EN, CLK_SEL, MR			2		3.765	V
$\mathsf{I}_{\mathsf{V}_{\mathsf{IL}}}$	CLK_EN, CLK_SEL, MR			-0.3		0.8	
	Input High Current	CLK EN	$V_{\text{IN}} = V_{\text{CC}} = 3.465V$			5	μA
I _{ih}		CLK_SEL, MR	$V_{\text{IN}} = V_{\text{CC}} = 3.465V$			150	μA
	Input Low Current	CLK EN	V_{IN} = 0V, V_{CC} = 3.465V	-150			μA
$\prod_{i\in I}$		CLK_SEL, MR	$V_{in} = 0V$, $V_{cor} = 3.465V$	-5			μA

TABLE 4C. DIFFERENTIAL DC CHARACTERISTICS, $V_{CC} = 3.3V \pm 5\%$ **,** $T_A = 0\degree C$ **to 70** $\degree C$

NOTE 1: For single ended applications, the maximum input voltage for CLK, nCLK is V_{cc} + 0.3V.

NOTE 2: Common mode voltage is defined as V_{H} .

NOTE 1: Common mode voltage is defined as V_{III} .

NOTE 2: For single ended applications, the maximum input voltage for PCLK, nPCLK is V_{cc} + 0.3V.

NOTE 3: Outputs terminated with 50 Ω to V_{cc} - 2V.

TABLE 5. AC CHARACTERISTICS, $V_{cc} = 3.3V \pm 5\%$ **,** $T_A = 0^\circ C$ **to 70** $^\circ C$

All parameters measured at 500MHz unless noted otherwise.

The cycle-to-cycle jitter on the input will equal the jitter on the output. The part does not add jitter.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential cross points.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 5: Driving only one input clock.

ADDITIVE PHASE JITTER

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise.* This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the

1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a **dBc** value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.

OFFSET FROM CARRIER FREQUENCY (Hz)

As with most timing specifications, phase noise measurements have issues. The primary issue relates to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The

device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependant on the input source and measurement equipment.

PARAMETER MEASUREMENT INFORMATION

APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF \sim V_{cc}/2 is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and V_{cc} = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.

TERMINATION FOR LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 3A and 3B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.

DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both Vswing and VoH must meet the VPP and VCMR input requirements. Figures 4A to 4E show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are

3.3V 1.8V $Zo = 50$ Ohm ିଲ $\overline{\mathsf{N}}$ $Zo = 50$ Ohm nCLK M HiPerClockS **LVHSTL** Input ICS R2 R1 50 HiPer<mark>ClockS</mark>
LVHSTL Driver 50

FIGURE 4A. CLK/nCLK INPUT DRIVEN BY LVHSTL DRIVER

examples only. Please consult with the vendor of the driver

R1 50

HiPerClockS

Input

ିଧ

nCLK

R2 50

R3 50

 $Zo = 50$ Ohm

 $Zo = 50$ Ohm

17

И

LVPECL

FIGURE 4C. CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER

FIGURE 4E. CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER WITH AC COUPLE

FIGURE 4D. CLK/nCLK INPUT DRIVEN BY 3.3V LVDS DRIVER

LVPECL CLOCK INPUT INTERFACE

The PCLK /nPCLK accepts LVPECL, CML, SSTL and other differential signals. Both Vswing and VoH must meet the VPP and VCMR input requirements. *Figures 5A to 5E* show interface examples for the PCLK/nPCLK input driven by the most common driver types. The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.

FIGURE 5A. PCLK/nPCLK INPUT DRIVEN BY A CML DRIVER

FIGURE 5B. PCLK/nPCLK INPUT DRIVEN BY AN SSTL DRIVER

FIGURE 5C. PCLK/nPCLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER

FIGURE 5E. PCLK/nPCLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER WITH AC COUPLE

FIGURE 5D. PCLK/nPCLK INPUT DRIVEN BY A 3.3V LVDS DRIVER

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the 8737-11. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 8737-11 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{\text{cc}} = 3.3V + 5\% = 3.465V$, which gives worst case results. **NOTE:** Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core) $_{MAX}$ = V_{CC_MAX} * I_{CC} _{MAX} = 3.465V * 50mA = **173.25mW**
- Power (outputs)_{MAX} = 30mW/Loaded Output pair If all outputs are loaded, the total power is 4 * 30mW = **120mW**

Total Power $_{\text{MAX}}$ (3.465V, with all outputs switching) = 173.25mW + 120mW = 293.25mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for the devices is 125°C.

The equation for Tj is as follows: $Tj = \theta_{JA} * Pd_total + T_A$

 $Ti =$ Junction Temperature

 θ JA = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 66.6°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 70° C + 0.293W $*$ 66.6 $^{\circ}$ C/W = 89.5 $^{\circ}$ C. This is well below the limit of 125 $^{\circ}$ C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

TABLE 6. THERMAL RESISTANCE θ**JA FOR 20-PIN TSSOP, FORCED CONVECTION**

3. Calculations and Equations.

LVPECL output driver circuit and termination are shown in *Figure 6.*

To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination

voltage of V_{cc} - 2V.

• For logic high, $V_{\text{OUT}} = V_{\text{OH_MAX}} = V_{\text{CC_MAX}} - 0.9V$

 $(V_{CC~MAX} - V_{OH~MAX}) = 0.9V$

• For logic low, $V_{\text{OUT}} = V_{\text{OL MAX}} = V_{\text{CC MAX}} - 1.7V$

$$
(V_{\text{CC_MAX}} - V_{\text{OL_MAX}}) = 1.7V
$$

Pd H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low.

 $\sf{Pd_H} = [(V_{\tiny\sf{OH_MAX}} - (V_{\tiny CC_MAX} - 2V))/R_{\tiny\sf{L}}] * (V_{\tiny CC_MAX} - V_{\tiny\sf{OH_MAX}}) = [(2V - (V_{\tiny CC_MAX} - V_{\tiny\sf{OH_MAX}}))/R_{\tiny\sf{L}}] * (V_{\tiny CC_MAX} - V_{\tiny\sf{OH_MAX}}) = [(2V - (V_{\tiny CC_MAX} - V_{\tiny\sf{OH_MAX}}))/R_{\tiny\sf{L}}] * (V_{\tiny\sf{CO_MAX}} - V_{\tiny\sf{OH_MAX}})$ $[(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$

 $\sf{Pd_L} = [(V_{\sf OL_MAX} - (V_{\sf CC_MAX} \text{-} 2V)) / R_{\sf L}]^* (V_{\sf CC_MAX} \text{-} V_{\sf OL_MAX}) = [(2V \text{-} (V_{\sf CC_MAX} \text{-} V_{\sf OL_MAX}) / R_{\sf L}]^* (V_{\sf CC_MAX} \text{-} V_{\sf OL_MAX}) =$ $[(2V - 1.7V)/500] * 1.7V = 10.2mW$

Total Power Dissipation per output pair = Pd_H + Pd_L = **30mW**

RELIABILITY INFORMATION

TABLE 7. θJA**VS. AIR FLOW TABLE FOR 20 LEAD TSSOP**

TRANSISTOR COUNT

The transistor count for 8737-11 is: 510

PACKAGE OUTLINE - G SUFFIX FOR 20 LEAD TSSOP

TABLE 8. PACKAGE DIMENSIONS

SYMBOL	Millimeters			
	Minimum	Maximum		
N		20		
Α		1.20		
A ₁	0.05	0.15		
A ₂	0.80	1.05		
b	0.19	0.30		
C	0.09	0.20		
D	6.40	6.60		
E	6.40 BASIC			
E1	4.30	4.50		
e	0.65 BASIC			
L	0.45	0.75		
α	0°	8°		
aaa		0.10		

Reference Document: JEDEC Publication 95, MO-153

TABLE 9. ORDERING INFORMATION

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

Corporate Headquarters 6024 Silver Creek Valley Road San Jose, California 95138

Sales

800-345-7015 or +408-284-8200 Fax: 408-284-2775 www.IDT.com

Technical Support email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in
this doc in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, wheth-
er express or

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to signifi cantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or
their respective

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[IDT \(Integrated Device Technology\)](http://www.mouser.com/idt): [8737AG-11LFT](http://www.mouser.com/access/?pn=8737AG-11LFT) [8737AG-11LF](http://www.mouser.com/access/?pn=8737AG-11LF)