

# Low Skew, ÷1/÷2 Differential-to-3.3V LVPECL Clock Generator

DATASHEET

# GENERAL DESCRIPTION


The 8737-11 is a low skew, high performance Differential-to-3.3V LVPECL Clock Generator/Divider. The 8737-11 has two selectable clock inputs. The CLK, nCLK pair can accept most standard differential input levels. The PCLK, nPCLK pair can accept LVPECL, CML, or SSTL input levels. The clock enable is internally synchronized to eliminate runt pulses on theoutputs during asynchronous assertion/deassertion of the clock enable pin.

Guaranteed output and part-to-part skew characteristics make the 8737-11 ideal for clock distribution applications demanding well defined performance and repeatability.


### **FEATURES**

- 2 divide by 1 differential 3.3V LVPECL outputs; 2 divide by 2 differential 3.3V LVPECL outputs
- Selectable differential CLK, nCLK or LVPECL clock inputs
- · CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- PCLK, nPCLK supports the following input types: LVPECL, CML, SSTL
- Maximum output frequency: 650MHz
- Translates any single ended input signal (LVCMOS, LVTTL, GTL) to LVPECL levels with resistor bias on nCLK input
- · Output skew: 60ps (maximum)
- Part-to-part skew: 200ps (maximum)
- Bank skew: Bank A 20ps (maximum), Bank B - 35ps (maximum)
- · Additive phase jitter, RMS: 0.04ps (typical)
- Propagation delay: 1.7ns (maximum)
- · 3.3V operating supply
- 0°C to 70°C ambient operating temperature
- · Lead-Free package RoHS compliant

# **BLOCK DIAGRAM**



# PIN ASSIGNMENT



8737-11 20-Lead TSSOP 6.50mm x 4.40mm x 0.92 package body G Package Top View



TABLE 1. PIN DESCRIPTIONS

| Number     | Name            | Ty     | /ре      | Description   |
|------------|-----------------|--------|----------|---|
| 1          | V <sub>EE</sub> | Power  |          | Negative supply pin.  |
| 2          | CLK_EN          | Power  | Pullup   | Synchronizing clock enable. When HIGH, clock outputs follow clock input. When LOW, Q outputs are forced low, nQ outputs are forced high. LVCMOS / LVTTL interface levels.   |
| 3          | CLK_SEL         | Input  | Pulldown | Clock Select input. When HIGH, selects PCLK, nPCLK inputs. When LOW, selects CLK, nCLK inputs. LVCMOS / LVTTL interface levels.   |
| 4          | CLK             | Input  | Pulldown | Non-inverting differential clock input.   |
| 5          | nCLK            | Input  | Pullup   | Inverting differential clock input.   |
| 6          | PCLK            | Input  | Pulldown | Non-inverting differential LVPECL clock input.  |
| 7          | nPCLK           | Input  | Pullup   | Inverting differential LVPECL clock input.  |
| 8          | nc              | Unused |          | No connect.   |
| 9          | MR              | Input  | Pulldown | Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs QXx to go low and the inverted outputs nQXx to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS / LVTTL interface levels. |
| 10, 13, 18 | V <sub>cc</sub> | Power  |          | Positive supply pins.   |
| 11, 12     | nQB1, QB1       | Output |          | Differential output pair. LVPECL interface levels.  |
| 14, 15     | nQB0, QB0       | Output |          | Differential output pair. LVPECL interface levels.  |
| 16, 17     | nQA1, QA1       | Output |          | Differential output pair. LVPECL interface levels.  |
| 19, 20     | nQA0, QA0       | Output |          | Differential output pair. LVPECL interface levels.  |

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

| Symbol                | Parameter               | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------------|-------------------------|-----------------|---------|---------|---------|-------|
| C <sub>IN</sub>       | Input Capacitance       |                 |         | 4       |         | pF    |
| R <sub>PULLUP</sub>   | Input Pullup Resistor   |                 |         | 51      |         | kΩ    |
| R <sub>PULLDOWN</sub> | Input Pulldown Resistor |                 |         | 51      |         | kΩ    |



TABLE 3A. CONTROL INPUT FUNCTION TABLE

| Inputs |        |         | Outputs         |               |                |               |                |
|--------|--------|---------|-----------------|---------------|----------------|---------------|----------------|
| MR     | CLK_EN | CLK_SEL | Selected Source | QA0, QA1      | nQA0, nQA1     | QB0, QB1      | nQB0, nQB1     |
| 1      | Х      | Х       | X               | LOW           | HIGH           | LOW           | HIGH           |
| 0      | 0      | 0       | CLK, nCLK       | Disabled; LOW | Disabled; HIGH | Disabled; LOW | Disabled; HIGH |
| 0      | 0      | 1       | PCLK, nPCLK     | Disabled; LOW | Disabled; HIGH | Disabled; LOW | Disabled; HIGH |
| 0      | 1      | 0       | CLK, nCLK       | Enabled       | Enabled        | Enabled       | Enabled        |
| 0      | 1      | 1       | PCLK, nPCLK     | Enabled       | Enabled        | Enabled       | Enabled        |

After CLK\_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as shown if Figure 1.

In the active mode, the state of the outputs are a function of the CLK, nCLK and PCLK, nPCLK inputs as described in Table 3B.




FIGURE 1. CLK\_EN TIMING DIAGRAM

TABLE 3B. CLOCK INPUT FUNCTION TABLE

| In             | puts           |      | Out  | outs |      | Input to Output Mode Polarity |               |
|----------------|----------------|------|------|------|------|-------------------------------|---------------|
| CLK or PCLK    | nCLK or nPCLK  | QAx  | nQAx | QBx  | nQBx | input to Output Mode          | Polarity      |
| 0              | 0              | LOW  | HIGH | LOW  | HIGH | Differential to Differential  | Non Inverting |
| 1              | 1              | HIGH | LOW  | HIGH | LOW  | Differential to Differential  | Non Inverting |
| 0              | Biased; NOTE 1 | LOW  | HIGH | LOW  | HIGH | Single Ended to Differential  | Non Inverting |
| 1              | Biased; NOTE 1 | HIGH | LOW  | HIGH | LOW  | Single Ended to Differential  | Non Inverting |
| Biased; NOTE 1 | 0              | HIGH | LOW  | HIGH | LOW  | Single Ended to Differential  | Inverting     |
| Biased; NOTE 1 | 1              | LOW  | HIGH | LOW  | HIGH | Single Ended to Differential  | Inverting     |

NOTE 1: Please refer to the Application Information section, "Wiring the Differential Input to Accept Single Ended Levels".



#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V<sub>CC</sub> 4.6V

Inputs,  $V_{\rm I}$  -0.5V to  $V_{\rm CC}$  + 0.5V

Outputs,  $I_{\rm O}$ 

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance,  $\theta_{JA}$  73.2°C/W (0 Ifpm) Storage Temperature,  $T_{STG}$  -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

| Symbol          | Parameter               | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|-------------------------|-----------------|---------|---------|---------|-------|
| V <sub>cc</sub> | Positive Supply Voltage |                 | 3.135   | 3.3     | 3.465   | V     |
| I <sub>EE</sub> | Power Supply Current    |                 |         |         | 50      | mA    |

Table 4B. LVCMOS / LVTTL DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

| Symbol          | Parameter            |             | Test Conditions                | Minimum | Typical | Maximum | Units |
|-----------------|----------------------|-------------|--------------------------------|---------|---------|---------|-------|
| V <sub>IH</sub> | CLK_EN, CLK_SEL      | , MR        |                                | 2       |         | 3.765   | V     |
| V <sub>IL</sub> | CLK_EN, CLK_SEL      | , MR        |                                | -0.3    |         | 0.8     | V     |
|                 | Input High Current   | CLK_EN      | $V_{IN} = V_{CC} = 3.465V$     |         |         | 5       | μΑ    |
| ' <sub>IH</sub> | Imput riigii Current | CLK_SEL, MR | $V_{IN} = V_{CC} = 3.465V$     |         |         | 150     | μΑ    |
|                 | Input Low Current    | CLK_EN      | $V_{IN} = 0V, V_{CC} = 3.465V$ | -150    |         |         | μΑ    |
| ¹ı∟             | Imput Low Current    | CLK_SEL,MR  | $V_{IN} = 0V, V_{CC} = 3.465V$ | -5      |         |         | μΑ    |

Table 4C. Differential DC Characteristics,  $V_{cc} = 3.3V \pm 5\%$ ,  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

| Symbol           | Parameter                     |             | Test Conditions                | Minimum               | Typical | Maximum                | Units |
|------------------|-------------------------------|-------------|--------------------------------|-----------------------|---------|------------------------|-------|
|                  | Input High Current            | nCLK        | $V_{IN} = V_{CC} = 3.465V$     |                       |         | 5                      | μΑ    |
| I'IH             | Imput High Current            | CLK         | $V_{IN} = V_{CC} = 3.465V$     |                       |         | 150                    | μΑ    |
|                  | Input Low Current             | nCLK        | $V_{IN} = 0V, V_{CC} = 3.465V$ | -150                  |         |                        | μA    |
| I <sub>IL</sub>  | Imput Low Current             | CLK         | $V_{IN} = 0V, V_{CC} = 3.465V$ | -5                    |         |                        | μΑ    |
| V <sub>PP</sub>  | Peak-to-Peak Input            | Voltage     |                                | 0.15                  |         | 1.3                    | V     |
| V <sub>CMR</sub> | Common Mode Inpu<br>NOTE 1, 2 | ıt Voltage; |                                | V <sub>EE</sub> + 0.5 |         | V <sub>cc</sub> - 0.85 | V     |

4

NOTE 1: For single ended applications, the maximum input voltage for CLK, nCLK is  $V_{\rm CC}$  + 0.3V.

NOTE 2: Common mode voltage is defined as  $\rm V_{\rm int}$ 



Table 4D. LVPECL DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

| Symbol             | Parameter                            | Test Conditions                | Minimum               | Typical | Maximum               | Units |
|--------------------|--------------------------------------|--------------------------------|-----------------------|---------|-----------------------|-------|
|                    | Input High Current                   | $V_{IN} = V_{CC} = 3.465V$     |                       |         | 150                   | μΑ    |
| 'IH                | Imput riigii Current                 | $V_{IN} = V_{CC} = 3.465V$     |                       |         | 5                     | μΑ    |
|                    | Input Low Current                    | $V_{IN} = 0V, V_{CC} = 3.465V$ | -5                    |         |                       | μA    |
| 'IL                | Imput Low Guiterit                   | $V_{IN} = 0V, V_{CC} = 3.465V$ | -150                  |         |                       | μΑ    |
| V <sub>PP</sub>    | Peak-to-Peak Input Voltage           |                                | 0.3                   |         | 1                     | V     |
| V <sub>CMR</sub>   | Common Mode Input Voltage; NOTE 1, 2 |                                | V <sub>EE</sub> + 1.5 |         | V <sub>cc</sub>       | V     |
| V <sub>OH</sub>    | Output High Voltage; NOTE 3          |                                | V <sub>cc</sub> - 1.4 |         | V <sub>cc</sub> - 0.9 | V     |
| V <sub>OL</sub>    | Output Low Voltage; NOTE 3           |                                | V <sub>cc</sub> - 2.0 |         | V <sub>cc</sub> - 1.7 | V     |
| V <sub>SWING</sub> | Peak-to-Peak Output Voltage Swing    |                                | 0.65                  |         | 1.0                   | V     |

NOTE 1: Common mode voltage is defined as V<sub>IH</sub>.

NOTE 2: For single ended applications, the maximum input voltage for PCLK, nPCLK is  $V_{cc}$  + 0.3V.

NOTE 3: Outputs terminated with 50  $\!\Omega$  to V  $_{\rm cc}$  - 2V.

Table 5. AC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

| Symbol           | Parameter  |             | Test Conditions    | Minimum | Typical | Maximum | Units |
|------------------|--|-------------|--------------------|---------|---------|---------|-------|
| f <sub>MAX</sub> | Output Frequency   |             |                    |         |         | 650     | MHz   |
|                  | Dranagation Dalay MOTE 1   | CLK, nCLK   | f < GEOMLIA        | 1.3     |         | 1.7     | ns    |
| L <sub>PD</sub>  | Propagation Delay; NOTE 1  | PCLK, nPCLK | <i>f</i> ≤ 650MHz  | 1.2     |         | 1.6     | ns    |
| tsk(o)           | Output Skew; NOTE 2, 4   |             |                    |         |         | 60      | ps    |
| tal(h)           | Book Skow NOTE 4   | Bank A      |                    |         |         | 20      | ps    |
| tsk(b)           | Bank Skew; NOTE 4  | Bank B      |                    |         |         | 35      | ps    |
| tsk(pp)          | Part-to-Part Skew; NOTE 3, 4                                     | 1           |                    |         |         | 200     | ps    |
| tjit             | Buffer Additive Phase Jitter, F<br>Additive Phase Jitter Section | ,           |                    |         | 0.04    |         | ps    |
| t <sub>R</sub>   | Output Rise Time   |             | 20% to 80% @ 50MHz | 300     |         | 700     | ps    |
| t <sub>F</sub>   | Output Fall Time   |             | 20% to 80% @ 50MHz | 300     |         | 700     | ps    |
| odc              | Output Duty Cycle  |             |                    | 48      | 50      | 52      | %     |

5

All parameters measured at 500MHz unless noted otherwise.

The cycle-to-cycle jitter on the input will equal the jitter on the output. The part does not add jitter.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 5: Driving only one input clock.



## **ADDITIVE PHASE JITTER**

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the

1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




OFFSET FROM CARRIER FREQUENCY (Hz)


As with most timing specifications, phase noise measurements have issues. The primary issue relates to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The

device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependant on the input source and measurement equipment.




# PARAMETER MEASUREMENT INFORMATION







## 3.3V OUTPUT LOAD AC TEST CIRCUIT




## DIFFERENTIAL INPUT LEVEL




## **OUTPUT SKEW**



## PART-TO-PART SKEW



#### PROPAGATION DELAY




## OUTPUT RISE/FALL TIME



# **APPLICATION INFORMATION**

#### WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage V\_REF  $_{\sim}$  V $_{cc}$ /2 is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and V $_{cc}$  = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.



#### TERMINATION FOR LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to

drive  $50\Omega$  transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 3A and 3B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 3A. LVPECL OUTPUT TERMINATION




FIGURE 3B. LVPECL OUTPUT TERMINATION



#### DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK/nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both Vswing and Voh must meet the VPP and VcMR input requirements. Figures 4A to 4E show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are

examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 4A*, the input termination applies for LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 4A. CLK/nCLK INPUT DRIVEN BY LVHSTL DRIVER




FIGURE 4B. CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 4C. CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 4D. CLK/nCLK INPUT DRIVEN BY 3.3V LVDS DRIVER




FIGURE 4E. CLK/NCLK INPUT DRIVEN BY

3.3V LVPECL DRIVER WITH AC COUPLE



#### LVPECL CLOCK INPUT INTERFACE

The PCLK /nPCLK accepts LVPECL, CML, SSTL and other differential signals. Both Vswing and Voh must meet the VPP and VcmR input requirements. *Figures 5A to 5E* show interface examples for the PCLK/nPCLK input driven by the most common driver types. The input interfaces suggested here are

examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




FIGURE 5A. PCLK/nPCLK INPUT DRIVEN
BY A CML DRIVER




FIGURE 5B. PCLK/nPCLK INPUT DRIVEN
BY AN SSTL DRIVER




FIGURE 5C. PCLK/nPCLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER




FIGURE 5D. PCLK/nPCLK INPUT DRIVEN
BY A 3.3V LVDS DRIVER




FIGURE 5E. PCLK/nPCLK INPUT DRIVEN
BY A 3.3V LVPECL DRIVER WITH AC COUPLE



## Power Considerations

This section provides information on power dissipation and junction temperature for the 8737-11. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 8737-11 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{CC} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>CC MAX</sub> = 3.465V \* 50mA = 173.25mW
- Power (outputs)<sub>MAX</sub> = 30mW/Loaded Output pair
   If all outputs are loaded, the total power is 4 \* 30mW = 120mW

Total Power <sub>MAX</sub> (3.465V, with all outputs switching) = 173.25mW + 120mW = 293.25mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for the devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + TA

Tj = Junction Temperature

 $\theta_{JA} = Junction-to-Ambient Thermal Resistance$ 

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θJA must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 66.6°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}\text{C} + 0.293\text{W} * 66.6^{\circ}\text{C/W} = 89.5^{\circ}\text{C}$ . This is well below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

 $\theta_{IA}$  by Velocity (Linear Feet per Minute)

Table 6. Thermal Resistance  $\theta_{JA}$  for 20-pin TSSOP, Forced Convection


|  | 0         | 200      | 500      |
|--|-----------|----------|----------|
| Single-Layer PCB, JEDEC Standard Test Boards | 114.5°C/W | 98.0°C/W | 88.0°C/W |
| Multi-Layer PCB, JEDEC Standard Test Boards  | 73.2°C/W  | 66.6°C/W | 63.5°C/W |

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.



#### 3. Calculations and Equations.

LVPECL output driver circuit and termination are shown in Figure 6.



To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{cc}$ - 2V.

• For logic high, 
$$V_{OUT} = V_{OH\_MAX} = V_{CC\_MAX} - 0.9V$$

$$(V_{CC MAX} - V_{OH MAX}) = 0.9V$$

• For logic low,  $V_{OUT} = V_{OL MAX} = V_{CC MAX} - 1.7V$ 

$$(V_{CC MAX} - V_{OL MAX}) = 1.7V$$

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$Pd_{-}H = [(V_{OH\_MAX} - (V_{CC\_MAX} - 2V))/R_{L}] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OH\_MAX}))/R_{L}] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$$

$$Pd_{L} = [(V_{OL\_MAX} - (V_{CC\_MAX} - 2V))/R_{L}] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_{L}] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 30mW



# **RELIABILITY INFORMATION**

# Table 7. $\theta_{\text{JA}} \text{vs. Air Flow Table for 20 Lead TSSOP}$

# $\boldsymbol{\theta}_{\text{JA}}$ by Velocity (Linear Feet per Minute)

|  | 0         | 200      | 500      |
|--|-----------|----------|----------|
| Single-Layer PCB, JEDEC Standard Test Boards | 114.5°C/W | 98.0°C/W | 88.0°C/W |
| Multi-Layer PCB, JEDEC Standard Test Boards  | 73.2°C/W  | 66.6°C/W | 63.5°C/W |

**NOTE:** Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

13

#### **TRANSISTOR COUNT**

The transistor count for 8737-11 is: 510



### PACKAGE OUTLINE - G SUFFIX FOR 20 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

| SYMBOL  | Millim  | neters  |
|---------|---------|---------|
| STWIBOL | Minimum | Maximum |
| N       | 2       | 0       |
| А       |         | 1.20    |
| A1      | 0.05    | 0.15    |
| A2      | 0.80    | 1.05    |
| b       | 0.19    | 0.30    |
| С       | 0.09    | 0.20    |
| D       | 6.40    | 6.60    |
| E       | 6.40 E  | BASIC   |
| E1      | 4.30    | 4.50    |
| е       | 0.65 E  | BASIC   |
| L       | 0.45    | 0.75    |
| α       | 0° 8°   |         |
| aaa     |         | 0.10    |

Reference Document: JEDEC Publication 95, MO-153



### TABLE 9. ORDERING INFORMATION

| Part/Order Number | Marking      | Package                   | Shipping Packaging | Temperature |
|-------------------|--------------|---------------------------|--------------------|-------------|
| 8737AG-11LF       | ICS8737AG11L | 20 lead "Lead-Free" TSSOP | tube               | 0°C to 70°C |
| 8737AG-11LFT      | ICS8737AG11L | 20 lead "Lead-Free" TSSOP | tape & reel        | 0°C to 70°C |

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



|     | REVISION HISTORY SHEET |              |   |          |  |
|-----|------------------------|--------------|---|----------|--|
| Rev | Table                  | Page         | Description of Change   | Date     |  |
| Α   |                        | 3            | Updated Figure 1, CLK_EN Timing Diagram.  | 10/17/01 |  |
| Α   |                        | 3            | Revised Figure 1, CLK_EN Timing Diagram.  | 10/31/01 |  |
| Α   |                        | 8            | Added Termination for LVPECL Outputs section.   | 6/3/02   |  |
|     | 1                      | 2            | Pin Description Table - revised MR description.   |          |  |
| Α   |                        | 6            | 3.3V Output Load Test Circuit Diagram, revised VEE equation from "-1.3V $\pm$ 0.135V" to " -1.3V $\pm$ 0.165V".   | 8/19/02  |  |
|     |                        | 7            | Revised Output Rise/Fall Time Diagram.  |          |  |
|     | T1<br>T2               | 2<br>2<br>4  | Pin Description Table - revised MR description. Pin Characteristics Table - changed C <sub>IN</sub> 4pF max. to 4pF typical. Absolute Maximum Ratings, updated Output rating.   |          |  |
| В   | T5                     | 5<br>6<br>8  | AC Characteristics Table - added Additive Phase Jitter. Added Additive Phase Jitter Section. Updated LVPECL Output Termination drawings.  | 2/3/04   |  |
|     |                        | 9<br>10      | Added Differential Clock Input Interface section.  Added LVPECL Clock Input Interface section.  Updated format throughout the data sheet.   |          |  |
| В   | Т9                     | 1<br>15      | Added Lead-Free bullet to Features section. Added Lead-Free marking to Ordering Information table.  | 2/10/05  |  |
| В   | Т9                     | 1<br>15      | Features Section - deleted bullet, "Industrial temperature information available upon request."  Ordering Information Table - added Lead-Free note.   | 3/18/05  |  |
| С   | T4D                    | 5<br>11 - 12 | LVPECL DC Characteristics Table -corrected $V_{OH}$ max. from $V_{CC}$ - 1.0V to $V_{CC}$ - 0.9V; and $V_{SWING}$ max. from 0.9V to 1.0V. Power Considerations - corrected power dissipation to reflect $V_{OH}$ max in Table 4D. | 4/13/07  |  |
| С   | Т9                     | 15<br>17     | Updated datasheet's header/footer with IDT from ICS. Removed ICS prefix from Part/Order Number column. Added Contact Page.  | 8/9/10   |  |
| С   | T9                     | 15           | Ordering Information - removed leaded devices - PDN CQ-13-02  | 2/13/15  |  |



**Corporate Headquarters** 

6024 Silver Creek Valley Road San Jose, California 95138 Sales

800-345-7015 or +408-284-8200 Fax: 408-284-2775 www.IDT.com Technical Support email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright 2015. All rights reserved.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

IDT (Integrated Device Technology): 8737AG-11LFT 8737AG-11LF