MOSFET – Power, Single, P-Channel, TSOP-6 -20 V, -4.2 A

Features

- Low R_{DS(on)} in TSOP-6 Package
- 2.5 V Gate Rating
- Fast Switching
- This is a Pb-Free Device

Applications

- Optimized for Battery and Load Management Applications in Portable Equipment
- Li Ion Battery Linear Mode Charging
- High Side Load Switch
- HDD Switching Circuits, Camera Phone, etc.

MAXIMUM RATINGS (T_J = 25°C unless otherwise stated)

Parameter			Symbol	Value	Unit	
Drain-to-Source Voltag	V _{DSS}	-20	V			
Gate-to-Source Voltage	9		V _{GS}	±12	V	
Continuous Drain	Steady	T _A = 25°C	I _D	-3.7	А	
Current (Note 1)	State	T _A = 85°C		-2.7		
	t ≤ 5 s	T _A = 25°C		-4.2		
Power Dissipation	Steady		P _D	1.25		
(Note 1)	State	T _A = 25°C			W	
	t ≤ 5 s			1.6		
Continuous Drain		T _A = 25°C	I _D	-2.7	Α	
Current (Note 2)	Steady	T _A = 85°C		-2.0	A	
Power Dissipation (Note 2)	State	T _A = 25°C	P _D	0.7	W	
Pulsed Drain Current t _p = 10 μs			I _{DM}	-15	Α	
Operating Junction and Storage Temperature			T _J , T _{STG}	–55 to 150	°C	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- Surface-mounted on FR4 board using 1 in sq pad size. (Cu area = 1.127 in sq [2 oz] including traces)
- Surface-mounted on FR4 board using the minimum recommended pad size. (Cu area = 0.0775 in sq)




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX	
	60 mΩ @ -4.5 V	-3.7 A	
-20 V	90 mΩ @ -2.7 V	-3.1 A	
	100 mΩ @ -2.5 V	-3.0 A	

P-Channel



MARKING DIAGRAM




TSOP-6 CASE 318G STYLE 1



SB = Device Code
M = Date Code
Pb-Free Package

(Note: Microdot may be in either location)

PIN ASSIGNMENT



ORDERING INFORMATION

Device	Package	Shipping [†]		
NTGS3443BT1G	TSOP-6 (Pb-Free)	3000 / Tape & Reel		

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Ambient - Steady State (Note 3)	$R_{ hetaJA}$	100	
Junction-to-Ambient - t ≤ 5 s (Note 3)	$R_{ hetaJA}$	80	°C/W
Junction-to-Ambient - Steady State (Note 4)	$R_{ hetaJA}$	190	

^{3.} Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
4. Surface-mounted on FR4 board using the minimum recommended pad size (Cu area = 0.0775 in sq).

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified)

Davamatas	Councile of	Took Court	141	N4:	T	Mass	Unit
Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$		-20			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J	I _D = -250 μA, Reference 25°C			-15		mV/°C
Zero Gate Voltage Drain Current	ain Current I_{DSS} $V_{GS} = 0 \text{ V}$, $T_J = 25^{\circ}\text{C}$		T _J = 25°C			-1.0	μΑ
		$V_{GS} = 0 \text{ V}, V_{DS} = -20 \text{ V}$	T _J = 70°C			-5.0	1
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS}	= ±12 V			±0.1	μΑ
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D =$	-250 μA	-0.6		-1.4	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				3.3		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = -4.5 V, I _D = -3.7 A		1	45	60	mΩ
	, ,	$V_{GS} = -2.7 \text{ V}, I_D = -3.1 \text{ A}$			65	90	
		$V_{GS} = -2.5 \text{ V}, I_D = -3.0 \text{ A}$			70	100	
Forward Transconductance	9FS	V _{DS} = -10 V, I _D	=-3.7 A		7.0		S
CHARGES, CAPACITANCES AND GATE RES	ISTANCE			•			
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1 MHz, V _{DS} = -10 V			819		pF
Output Capacitance	C _{OSS}				157		1
Reverse Transfer Capacitance	C _{RSS}				103		
Total Gate Charge	Q _{G(TOT)}				8.0	11	nC
Threshold Gate Charge	Q _{G(TH)}	$V_{GS} = -4.5 \text{ V}, V_{DS} = -10 \text{ V};$ $I_{D} = -3.7 \text{ A}$			0.6		1 !
Gate-to-Source Charge	Q _{GS}	$I_{D} = -3.7$	Ā		1.7		
Gate-to-Drain Charge	Q_{GD}				2.4		
Gate Resistance	R _G				11		Ω
SWITCHING CHARACTERISTICS (Note 6)							
Turn-On Delay Time	t _{d(ON)}				10	15	ns
Rise Time	t _r	$V_{GS} = -4.5 \text{ V}, V_{DD} = -10 \text{ V},$ $I_{D} = -1.0 \text{ A}, R_{G} = 6.0 \Omega$			7.0	11	
Turn-Off Delay Time	t _{d(OFF)}				47	70	1
Fall Time	t _f				25	40	1
DRAIN-SOURCE DIODE CHARACTERISTICS	3						
Forward Diode Voltage	V _{SD}	$V_{GS} = 0 V,$ $I_{S} = -1.7 A$	T _J = 25°C		-0.8	-1.2	V
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V}, d_{IS}/d_t = 100 \text{ A}/\mu\text{s}, \\ I_S = -1.7 \text{ A}$			15	30	ns

^{5.} Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%
6. Switching characteristics are independent of operating junction temperatures

TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Capacitance Variation

TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)




Figure 7. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge

Figure 8. Diode Forward Voltage vs. Current




Figure 9. Threshold Voltage




Figure 10. Single Pulse Maximum Power Dissipation




Figure 11. Maximum Rated Forward Biased Safe Operating Area






Figure 12. FET Thermal Response

PACKAGE DIMENSIONS

TSOP-6 CASE 318G-02 **ISSUE S**



SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL
- DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE

	MILLIMETERS			INCHES			
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α	0.90	1.00	1.10	0.035	0.039	0.043	
A1	0.01	0.06	0.10	0.001	0.002	0.004	
b	0.25	0.38	0.50	0.010	0.014	0.020	
С	0.10	0.18	0.26	0.004	0.007	0.010	
D	2.90	3.00	3.10	0.114	0.118	0.122	
E	1.30	1.50	1.70	0.051	0.059	0.067	
е	0.85	0.95	1.05	0.034	0.037	0.041	
L	0.20	0.40	0.60	0.008	0.016	0.024	
HE	2.50	2.75	3.00	0.099	0.108	0.118	
θ	0°	_	10°	0°	_	10°	

- STYLE 1: PIN 1. DRAIN 2. DRAIN 3. GATE

 - 4. SOURCE 5. DRAIN
 - DRAIN

ON Semiconductor and 📖 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative