Technical Documents

# TLC5955 48-Channel, 16-Bit, PWM LED Driver with DC, BC, LED Open-Short Detection, and Internal Current Setting 

## 1 Features

- 48 Constant-Current Sink Output Channels
- Sink Current Capability with Maximum MC, DC, and $B C$ Data:
- $23.9 \mathrm{~mA}\left(\mathrm{~V}_{\mathrm{CC}} \leq 3.6 \mathrm{~V}, \mathrm{MC}=5\right)$
- $31.9 \mathrm{~mA}\left(\mathrm{~V}_{\mathrm{CC}}>3.6 \mathrm{~V}, \mathrm{MC}=7\right)$
- Grayscale (GS) Control:
- 16-Bit (65,536 Steps) with Enhanced Spectrum or Conventional PWM
- Maximum Current (MC) Control:
- 3 Bits (8 Steps) with a $3-\mathrm{mA}$ to $30-\mathrm{mA}$ Range
- 3 MC Sets for Each Color Group
- Dot Correction (DC) Control:
- 7 Bits (128 Steps) with a $26.2 \%$ to $100 \%$ Range
- Global Brightness Control (BC):
- 7 Bits (128 Steps) with a $10 \%$ to $100 \%$ Range
- 3 BC Sets for Each Color Group
- LED Power-Supply Voltage: Up to 10 V
- VCC: 3.0 V to 5.5 V
- Constant-Current Accuracy:
- Channel-to-Channel: $\pm 2 \%$ (typ), $\pm 5 \%$ (max)
- Device-to-Device: $\pm 2 \%$ (typ), $\pm 4 \%$ (max)
- Data Transfer Rate: 25 MHz
- Grayscale Control Clock: 33 MHz
- Auto Display Repeat
- Display Timing Reset
- Auto Data Refresh (GS and DC Only)
- LED Open Detection (LOD)
- LED Short Detection (LSD)
- UVLO Sets Default Data
- Delay Switching to Prevent Inrush Current
- Operating Temperature: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$


## 2 Applications

- LED Video Displays
- Variable Message Signs (VMS)
- Illumination


## 3 Description

The TLC5955 is a 48 -channel, constant-current sink driver. Each channel has an individually-adjustable, pulse width modulation (PWM), grayscale (GS) brightness control with 65,536 steps and 128 steps of constant-current dot correction (DC). DC adjusts brightness deviation between channels. All channels have a 128 -step global brightness control (BC). BC adjusts brightness deviation between the $\mathrm{R}, \mathrm{G}, \mathrm{B}$ color group. The eight-step maximum current control (MC) selects the maximum output current range for all channels of each color group. GS, DC, BC, and MC data are accessible with a serial interface port.

The TLC5955 has two error flags: LED open detection (LOD) and LED short detection (LSD). The error detection results can be read with a serial interface port.

Device Information

| ORDER NUMBER | PACKAGE | BODY SIZE |
| :--- | :--- | :--- |
| TLC5955DCA | HTSSOP $(56)$ | $14,0 \mathrm{~mm} \times 6,1 \mathrm{~mm}$ |
| TLC5955RTQ | QFN $(56)$ | $8,0 \mathrm{~mm} \times 8,0 \mathrm{~mm}$ |



## Table of Contents

1 Features ..... 1
2 Applications ..... 1
3 Description ..... 1
4 Revision History ..... 2
5 Terminal Configurations and Functions ..... 3
6 Specifications ..... 6
6.1 Absolute Maximum Ratings ..... 6
6.2 Handling Ratings ..... 6
6.3 Recommended Operating Conditions ..... 7
6.4 Thermal Information ..... 7
6.5 Electrical Characteristics. .....  8
6.6 Switching Characteristics ..... 9
6.7 Typical Characteristics ..... 10
7 Parameter Measurement Information ..... 12
7.1 Terminal-Equivalent Input and Output Schematic Diagrams ..... 12
7.2 Test Circuits ..... 12
7.3 Timing Diagrams ..... 13
8 Detailed Description ..... 15
8.1 Overview ..... 15
8.2 Functional Block Diagram ..... 16
8.3 Feature Description ..... 17
8.4 Device Functional Modes ..... 28
9 Applications and Implementation ..... 38
9.1 Application Information. ..... 38
9.2 Typical Application ..... 38
10 Power Supply Recommendations ..... 41
11 Layout. ..... 41
11.1 Layout Guidelines ..... 41
11.2 Layout Example ..... 42
12 Device and Documentation Support ..... 43
12.1 Device Support ..... 43
12.2 Documentation Support ..... 43
12.3 Trademarks ..... 43
12.4 Electrostatic Discharge Caution ..... 43
12.5 Glossary ..... 43
13 Mechanical, Packaging, and Orderable Information ..... 43

## 4 Revision History

| DATE | REVISION | NOTES |
| :---: | :---: | :---: |
| March 2014 | $*$ | Initial release. |

## 5 Terminal Configurations and Functions

|  | 〇응 | $\begin{aligned} & \text { Y } \\ & \text { © } \\ & \text { O } \end{aligned}$ | $\begin{aligned} & \text { U } \\ & \hline \end{aligned}$ | $\frac{\infty}{\stackrel{\infty}{5}}$ | $\begin{aligned} & \infty \\ & \stackrel{y}{5} \\ & \stackrel{\rightharpoonup}{\circ} \end{aligned}$ | $\begin{aligned} & \infty \\ & \stackrel{0}{5} \\ & \stackrel{\rightharpoonup}{0} \end{aligned}$ | $\begin{aligned} & \stackrel{N}{\infty} \\ & \stackrel{5}{5} \end{aligned}$ | $\begin{aligned} & \stackrel{N}{c} \\ & \frac{\underset{y}{c}}{0} \end{aligned}$ | $\begin{aligned} & \frac{N}{O} \\ & \frac{5}{0} \end{aligned}$ | $\begin{aligned} & \stackrel{\circ}{\circ} \\ & \stackrel{0}{\circ} \end{aligned}$ | $\begin{aligned} & \stackrel{\circ}{4} \\ & \stackrel{\sim}{5} \end{aligned}$ | $\begin{aligned} & \circ \\ & \stackrel{0}{5} \\ & 0 \end{aligned}$ | $\begin{aligned} & \stackrel{m}{m} \\ & \stackrel{\rightharpoonup}{5} \end{aligned}$ | $\frac{m}{\frac{m}{\alpha}}$ | $\begin{aligned} & \frac{m}{0} \\ & \frac{1}{5} \end{aligned}$ | $\begin{aligned} & \stackrel{\rightharpoonup}{\infty} \\ & \stackrel{\rightharpoonup}{5} \end{aligned}$ | $\begin{aligned} & \stackrel{\rightharpoonup}{r} \\ & \frac{\underset{y}{r}}{\stackrel{1}{2}} \end{aligned}$ | $\begin{aligned} & \frac{\pi}{\vdots} \\ & \stackrel{\rightharpoonup}{5} \\ & \hline 0 \end{aligned}$ | $\begin{aligned} & \circ \\ & \frac{0}{\infty} \\ & \stackrel{\rightharpoonup}{0} \end{aligned}$ | $\begin{aligned} & \circ \\ & \frac{0}{\alpha} \\ & \frac{\square}{5} \end{aligned}$ | $\begin{aligned} & \circ \\ & \hline 0 \\ & \hline 5 \end{aligned}$ | $\begin{aligned} & \stackrel{\omega}{2} \\ & \stackrel{\rightharpoonup}{5} \\ & 0 \end{aligned}$ | $\begin{aligned} & \frac{\boxed{\circ}}{\alpha} \\ & \frac{\square}{5} \\ & 0 \end{aligned}$ | $\begin{aligned} & \frac{1}{0} \\ & 5 \\ & \hline \end{aligned}$ | $\begin{aligned} & \stackrel{\rightharpoonup}{\infty} \\ & \stackrel{\rightharpoonup}{5} \end{aligned}$ | $\frac{\stackrel{\rightharpoonup}{x}}{\stackrel{\rightharpoonup}{5}}$ | $\begin{aligned} & \stackrel{5}{0} \\ & 5 \\ & 0 \end{aligned}$ | $\sum_{0}^{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bigcirc$ | 6 | \％ | ก | N | 5 | 앙 | \％ | $\stackrel{\infty}{+}$ | － | ¢ | 4 | F | \％ | \％ | $\bar{\square}$ | 아 | \％ | $\stackrel{\infty}{\sim}$ | ल | $\stackrel{M}{0}$ | $\stackrel{\sim}{0}$ | m | ल | N | ¢ | ¢ | 안 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\checkmark$ | $N$ | m | ＋ | $1 \sim$ | $\bigcirc$ | 入 | $\infty$ | の | 음 | F | $\stackrel{ }{\sim}$ | $\stackrel{\square}{\square}$ | $\pm$ | $\stackrel{1}{\square}$ | $\bigcirc$ | $\stackrel{\rightharpoonup}{\sim}$ | $\stackrel{\infty}{\sim}$ | $\bigcirc$ | $\stackrel{\sim}{2}$ | え | N | $\cdots$ | N | $\stackrel{1}{2}$ | $\stackrel{\sim}{\sim}$ | へ | $\stackrel{\sim}{\sim}$ |
|  | $\frac{\mathbf{z}}{\omega}$ | $\begin{aligned} & \text { צ } \\ & \text { © } \end{aligned}$ | $\stackrel{\leftarrow}{\leftrightarrows}$ | $\begin{aligned} & \stackrel{~}{\infty} \\ & \stackrel{\rightharpoonup}{\circ} \end{aligned}$ | $\begin{aligned} & \stackrel{\rightharpoonup}{\mathrm{q}} \\ & \stackrel{\rightharpoonup}{5} \end{aligned}$ | $\begin{aligned} & \text { J } \\ & \stackrel{1}{5} \\ & \hline \end{aligned}$ | $\begin{aligned} & \stackrel{0}{\circ} \\ & \stackrel{0}{\circ} \end{aligned}$ | $\begin{aligned} & \stackrel{\circ}{\mathrm{y}} \\ & \stackrel{1}{\circ} \end{aligned}$ | $\begin{aligned} & \circ \\ & \stackrel{1}{5} \\ & \hline \stackrel{1}{2} \end{aligned}$ | $\begin{aligned} & \stackrel{\circ}{\infty} \\ & \stackrel{0}{5} \end{aligned}$ | $\begin{aligned} & \stackrel{\circ}{\stackrel{\sim}{5}} \\ & \hline \stackrel{1}{2} \end{aligned}$ | $\begin{aligned} & \text { ®O } \\ & \stackrel{0}{5} \\ & 0 \end{aligned}$ | $\begin{aligned} & \bar{m} \\ & \stackrel{\rightharpoonup}{0} \end{aligned}$ | $\begin{aligned} & \bar{\sim} \\ & \stackrel{\rightharpoonup}{5} \end{aligned}$ | $\begin{aligned} & \overline{0} \\ & \stackrel{5}{\circ} \end{aligned}$ | $\stackrel{\stackrel{N}{\circ}}{\stackrel{\circ}{\circ}}$ | $\begin{aligned} & \underset{\sim}{\tilde{y}} \\ & \stackrel{\rightharpoonup}{5} \end{aligned}$ | $\begin{aligned} & \text { N } \\ & \stackrel{1}{5} \end{aligned}$ |  | $\begin{aligned} & \stackrel{\circ}{\underline{Y}} \\ & \stackrel{\rightharpoonup}{5} \end{aligned}$ | $\begin{aligned} & 0 \\ & \stackrel{0}{5} \\ & 0 \end{aligned}$ | $\begin{aligned} & \stackrel{2}{5} \\ & \stackrel{5}{5} \end{aligned}$ | $\begin{aligned} & \stackrel{9}{\stackrel{\sim}{5}} \\ & \stackrel{1}{5} \end{aligned}$ | $\begin{aligned} & \text { ®} \\ & \stackrel{0}{5} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hat{\infty} \\ & \stackrel{0}{5} \end{aligned}$ | $\begin{aligned} & \stackrel{\rightharpoonup}{\underline{\alpha}} \\ & \stackrel{\rightharpoonup}{\circ} \end{aligned}$ | $\begin{aligned} & \text { N} \\ & \vdots \\ & \hline 0 \end{aligned}$ | $$ |



TLC5955
www.ti.com
Terminal Functions

| TERMINAL |  |  | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| NAME | DCA NUMBER | RTQ NUMBER |  |  |
| GND | 29, 56 | 8, 35 | - | Power ground |
| GSCLK | 55 | 34 | 1 | Reference clock for the grayscale (GS) pulse width modulation (PWM) control for all outputs. Each GSCLK rising edge increments the grayscale counter for PWM control. When the LAT signal is input for a GS data write with the timing reset mode enabled, all constant-current outputs (OUTX0-OUTX15, where $\mathrm{X}=\mathrm{R}$, G , or B ) are forced off, the grayscale counter is reset to 0 , and the grayscale PWM timing controller is initialized. |
| LAT | 3 | 38 | 1 | The LAT rising edge either latches the data from the common shift register into the GS data latch when the MSB of the common shift register is 0 or latches the data into the control data latch when the MSB of the common shift register is 1 . When the display timing reset bit (TMGRST) in the control data latch is 1 , the grayscale counter initialized at the LAT signal is input for a grayscale data write. Dot correction (DC) data in the control data latch are copied to DC data latch at the same time. |
| OUTB0 to OUTB15 | $\begin{aligned} & 4,7,10,13,16,19 \\ & 22,25,32,35,38 \\ & 41,44,47,50,53 \end{aligned}$ | $\begin{aligned} & 1,4,11,14,17,20, \\ & 23,26,29,32,39 \\ & 42,45,48,51,54 \end{aligned}$ | 0 | Constant-current outputs for the blue color group. <br> Multiple outputs can be configured in parallel to increase the constant-current capability. Different voltages can be applied to each output. |
| OUTG0 to OUTG15 | $\begin{aligned} & 6,9,12,15,18,21, \\ & 24,27,30,33,36, \\ & 39,42,45,48,51 \end{aligned}$ | $3,6,9,12,15,18$, <br> 21, 24, 27, 30, 41, <br> 44, 47, 50, 53, 56 | 0 | Constant-current outputs for the green color group. <br> Multiple outputs can be configured in parallel to increase the constant-current capability. Different voltages can be applied to each output. |
| OUTR0 to OUTR15 | $\begin{gathered} 5,8,11,14,17,20, \\ 23,26,31,34,37, \\ 40,43,46,49,52 \end{gathered}$ | $\begin{aligned} & 2,5,10,13,16,19 \\ & 22,25,28,31,40, \\ & 43,46,49,52,55 \end{aligned}$ | 0 | Constant-current outputs for the red color group. <br> Multiple outputs can be configured in parallel to increase the constant-current capability. Different voltages can be applied to each output. |
| SCLK | 2 | 37 | 1 | Serial data shift clock. <br> Data present on SIN are shifted to the LSB of the common shift register with the SCLK rising edge. Data in the shift register are shifted toward the MSB at each SCLK rising edge. The MSB data of the common shift register appears on SOUT. |
| SIN | 1 | 36 | 1 | Serial data input for the 769-bit common shift register. |
| SOUT | 28 | 7 | 0 | This bit is the serial data output of the 769-bit common shift register. LED open detection (LOD) and LED short detection (LSD) can be read out with SOUT in the form of status information data (SID) after the LAT falling edge is input for a GS data write. SOUT is connected to the MSB of the 769-bit common shift register. Data are clocked out at the SCLK rising edge. |
| VCC | 54 | 33 | - | Power-supply voltage |
| Thermal pad |  |  | - | The thermal pad is not connected to GND internally. The thermal pad must be connected to GND via the PCB. |

## 6 Specifications

### 6.1 Absolute Maximum Ratings ${ }^{(1)}$

Over operating free-air temperature range, unless otherwise noted.

|  |  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Voltage ${ }^{(2)}$ | Supply |  | -0.3 | +6.0 | V |
| $\mathrm{V}_{\mathrm{IN}}$ |  | Input range | SIN, SCLK, LAT, GSCLK | -0.3 | $V_{C C}+0.3$ | V |
| $\mathrm{V}_{\text {OUT }}$ |  | Output range | SOUT | -0.3 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
|  |  |  | OUTR0 to OUTR15, OUTG0 to OUTG15, OUTB0 to OUTB15 | -0.3 | +11 | V |
| $\mathrm{T}_{\mathrm{J}}$ (max) Maximum operating junction temperature | Maximum operating junction temperature |  |  |  | +150 | ${ }^{\circ} \mathrm{C}$ |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.
(2) All voltages are with respect to device ground terminal.

### 6.2 Handling Ratings

|  |  | MIN | MAX |
| :--- | :--- | :---: | :---: |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -55 | +150 |
| $\mathrm{~V}_{\text {ESD }}{ }^{(1)}$ | Uuman body model (HBM) ESD stress voltage ${ }^{(2)}$ | ${ }^{\circ} \mathrm{C}$ |  |
|  | Charged device model (CDM) ESD stress voltage ${ }^{(3)}$ | 4000 | V |

(1) Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges in to the device.
(2) Level listed above is the passing level per ANSI, ESDA, and JEDEC JS-001. JEDEC document JEP155 states that 4000-V HBM allows safe manufacturing with a standard ESD control process.
(3) Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 2000-V CDM allows safe manufacturing with a standard ESD control process.

TLC5955
www.ti.com

### 6.3 Recommended Operating Conditions

|  | PARAMETER | TEST CONDITIONS | MIN | NOM MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS |  |  |  |  |  |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage |  | 3.0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Voltage applied to output | OUTX0 to OUTX15 ${ }^{(1)}$ |  | 10 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | SIN, SCLK, LAT, GSCLK | $0.7 \times \mathrm{V}_{\text {CC }}$ | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | SIN, SCLK, LAT, GSCLK | GND | $0.3 \times \mathrm{V}_{C C}$ | V |
| IOH | High-level output current | SOUT |  | -2 | mA |
| loL | Low-level output current | SOUT |  | 2 | mA |
| lolc | Constant output sink current | OUTX0 to OUTX15 ${ }^{(1)}$, $3 \mathrm{~V} \leq \mathrm{V}_{\text {CC }} \leq 3.6 \mathrm{~V}$ |  | 23.9 | mA |
|  |  | OUTX0 to OUTX15 ${ }^{(1)}$, 3.6 $\mathrm{V}<\mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ |  | 31.9 | mA |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature range |  | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{J}$ | Operating junction temperature range |  | -40 | +125 | ${ }^{\circ} \mathrm{C}$ |
| AC CHARACTERISTICS |  |  |  |  |  |
| $\mathrm{f}_{\text {CLK ( }}$ (SCLK) | Data shift clock frequency | SCLK |  | 25 | MHz |
| $\mathrm{f}_{\text {CLK ( }}$ (GSCLK) | Grayscale control clock frequency | GSCLK |  | 33 | MHz |
| $\mathrm{t}_{\text {WH0 }}$ | Pulse duration | SCLK | 10 |  | ns |
| twLo |  | SCLK | 10 |  | ns |
| $\mathrm{t}_{\text {WH1 }}$ |  | GSCLK | 10 |  | ns |
| $\mathrm{t}_{\text {WL1 }}$ |  | GSCLK | 10 |  | ns |
| $\mathrm{t}_{\text {WH2 }}$ |  | LAT | 30 |  | ns |
| $\mathrm{t}_{\text {SUO }}$ | Setup time | SIN to SCLK $\uparrow$ | 5 |  | ns |
| $\mathrm{t}_{\text {SU1 }}$ |  | LAT $\downarrow$ to $S C L K \uparrow$ (auto data refresh is disabled ${ }^{(2)}$ ) | 30 |  | ns |
| $\mathrm{t}_{\text {SU2 }}$ |  | LAT $\uparrow$ for GS data written to GSCLK $\uparrow$ when display time reset mode is disabled | 50 |  | ns |
| tsu3 |  | LAT $\uparrow$ for GS data written to GSCLK $\uparrow$ when display time reset mode is enabled | 70 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold time | SCLK $\uparrow$ to SIN | 2 |  | ns |
| $\mathrm{t}_{\mathrm{H} 1}$ |  | SCLK $\uparrow$ to LAT $\uparrow$ | 5 |  | ns |

(1) $X=R, G$, or $B$.
(2) When auto data refresh is enabled, the first SCLK rising edge after the LAT signal input must be input after the first GSCLK is input.

### 6.4 Thermal Information

|  | THERMAL METRIC ${ }^{(1)}$ |  | DCA (HTSSOP) | RTQ (QFN) |
| :--- | :--- | :---: | :---: | :---: |$)$

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

### 6.5 Electrical Characteristics

At $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 5.5 V , unless otherwise noted. Typical values at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$.

|  | PARAMETER | CONDITION |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage (SOUT) | $\mathrm{l}_{\mathrm{OH}}=-2 \mathrm{~mA}$ |  | $\mathrm{V}_{C C}-0.4$ |  | $\mathrm{V}_{\mathrm{Cc}}$ | V |
| $\mathrm{V}_{\text {OL }}$ | Low-level output voltage (SOUT) | $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ |  |  |  | 0.4 | V |
| $\mathrm{I}_{\mathrm{N}}$ | Input current <br> (SIN, SCLK, LAT, GSCLK) | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  | -1 |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CCO}}$ | Supply current ( $\mathrm{V}_{\mathrm{CC}}$ ) | $\begin{aligned} & \text { SIN, SCLK, and LAT }=\text { GND, all OUTX } n=\text { off, } \\ & \text { GSCLK }=\text { GND, GSX } n=0000 \mathrm{~h}, \mathrm{DCX} n \text { and BCX }=7 \mathrm{Fh}, \\ & \mathrm{~V}_{\text {OUTX }}=0.8 \mathrm{~V}, \mathrm{MCX}=0(3.2-\mathrm{mA} \text { target })^{(1)(2)} \end{aligned}$ |  |  | 15 | 20 | mA |
| $\mathrm{I}_{\mathrm{CC} 1}$ |  | SIN, SCLK, and LAT = GND, all OUTX $n=$ off, GSCLK $=$ GND, GSX $n=0000 \mathrm{~h}, \mathrm{DCX} n$ and $\mathrm{BCX}=7 \mathrm{Fh}$, $\mathrm{V}_{\text {OUTX }}=0.8 \mathrm{~V}, \mathrm{MCX}=4$ (19.1-mA target) |  |  | 16 | 22 | mA |
| $\mathrm{I}_{\mathrm{CC2}}$ |  | SIN, SCLK, and LAT = GND, auto display repeat enabled, GSCLK $=33 \mathrm{MHz}, \mathrm{GSX} n=$ FFFFh, DCX $n$ and BCX $=7 \mathrm{Fh}, \mathrm{V}_{\text {OUTX }}=0.8 \mathrm{~V}, \mathrm{MCX}=4$ (19.1-mA target) |  |  | 18 | 26 | mA |
| $\mathrm{I}_{\mathrm{CC3}}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$, SIN, SCLK, and LAT = GND, auto display repeat enabled, GSCLK $=33 \mathrm{MHz}$, GSX $n=$ FFFFh, $\mathrm{DCX} n$ and $\mathrm{BCX}=7 \mathrm{Fh}, \mathrm{V}_{\text {OUTXn }}=0.8 \mathrm{~V}, \mathrm{MCX}=7$ <br> (31.9-mA target) |  |  | 20 | 29 | mA |
| lolco | Constant output sink current (OUTX0 to OUTX15) | All OUTX $n=0$, DCX $n$ and BCX $=7 \mathrm{Fh}$, $\mathrm{V}_{\text {OUTX } n}=\mathrm{V}_{\text {OUTfix }}=0.8 \mathrm{~V}, \mathrm{MCX}=4$ |  | 17.4 | 19.1 | 20.8 | mA |
| lolc1 |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$, all OUTX $n=$ on, DCX $n$ and $\mathrm{BCX}=7 \mathrm{Fh}$, $\mathrm{V}_{\text {OUTX }}=\mathrm{V}_{\text {OUTfix }}=0.8 \mathrm{~V}, \mathrm{MCX}=7$ |  | 29.1 | 31.9 | 34.7 | mA |
| IoLKgo | Output leakage current (OUTX0 to OUTX15) | $\begin{aligned} & \text { All OUT } n=\text { off, } \\ & \mathrm{V}_{\text {OUTX }}=\mathrm{V}_{\text {OUTfix }}=10 \mathrm{~V}, \\ & \text { MCX }=7 \end{aligned}$ | $\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$ |  |  | 0.1 | $\mu \mathrm{A}$ |
| Iolkg1 |  |  | $\mathrm{T}_{\mathrm{J}}=+85^{\circ} \mathrm{C}$ |  |  | 0.2 | $\mu \mathrm{A}$ |
| IoLKG2 |  |  | $\mathrm{T}_{\mathrm{J}}=+125^{\circ} \mathrm{C}$ |  | 0.3 | 0.8 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{l}_{\text {OLCO }}$ | Constant-current error (channel-to-channel, OUTX0 to OUTX15) ${ }^{(3)}$ | All OUTX $n=0$ n, DCX $n$ and BCX $=7 \mathrm{Fh}$, $\mathrm{V}_{\text {OUTX }}=\mathrm{V}_{\text {OUTtix }}=0.8 \mathrm{~V}, \mathrm{MCX}=4$ |  |  | $\pm 2 \%$ | $\pm 5 \%$ |  |
| $\Delta \mathrm{l}_{\text {OLC1 }}$ | Constant-current error (device-to-device, OUTX0 to OUTX15) ${ }^{(4)}$ | All OUTX $n=$ on, DCX $n$ and $\mathrm{BCX}=7 \mathrm{Fh}$, $\mathrm{V}_{\text {OUTX } \mathrm{n}}=\mathrm{V}_{\text {OUTfix }}=0.8 \mathrm{~V}, \mathrm{MCX}=4$ |  |  | $\pm 2 \%$ | $\pm 4 \%$ |  |
| $\Delta \mathrm{l}_{\text {OLC2 }}$ | Line regulation (OUTx0 to OUTx15) ${ }^{(5)}$ | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to 5.5 V , all OUTX $n=$ on, <br> DCXn and $\mathrm{BCX}=7 \mathrm{Fh}, \mathrm{V}_{\text {OUTX }}=\mathrm{V}_{\text {OUTfix }}=0.8 \mathrm{~V}$, MCX $=4$ |  |  | $\pm 0.1$ | $\pm 1$ | \%/V |

(1) $X=R, G$, or $B$. For example, $M C X=M C R, M C G$, and $M C G$.
(2) $\mathrm{n}=0$ to 15 .
(3) The deviation of each output from the OUTX0 to OUTX15 constant-current average of the same color group. Deviation is calculated by the formula:
$\Delta(\%)=\left(\frac{I_{\mathrm{OLCX} n}}{\left[\frac{\left(\mathrm{I}_{\mathrm{OLCX0}}+\mathrm{I}_{\mathrm{OLCX} 1}+\ldots+\mathrm{I}_{\mathrm{OLCX} 14}+\mathrm{I}_{\mathrm{OLCX} 15}\right)}{16}\right)}-1\right) \times 100$
where $X=R$, $G$, or $B ; n=0$ to 15 .
(4) Deviation of the OUTX0 to OUTX15 constant-current average from the ideal constant-current value.

Deviation is calculated by the formula:
$\Delta(\%)=\left(\frac{\left[\frac{\left(I_{\mathrm{OLCXO}}+\mathrm{I}_{\mathrm{OLCX} 1}+\ldots \mathrm{I}_{\mathrm{OLCX14}}+\mathrm{I}_{\mathrm{OLCX15}}\right)}{16}\right)-(\text { Ideal Output Current })}{\text { Ideal Output Current }}\right] \times 100$
where $X=R$, $G$, or $B ; n=0$ to 15 .
Ideal current is the target current when MC is 4 .
(5) Line regulation is calculated by the formula:
$\Delta(\% / \mathrm{V})=\left(\frac{\left(\mathrm{I}_{\mathrm{OLCX} n} \text { at } \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\right)-\left(\mathrm{I}_{\mathrm{OLCX}{ }_{n}} \text { at } \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}\right)}{\left(\mathrm{I}_{\mathrm{OLCX} n} \text { at } \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}\right)}\right) \times \frac{100}{5.5 \mathrm{~V}-3.0 \mathrm{~V}}$
where $X=R, G$, or $B ; n=0$ to 15 .

## Electrical Characteristics (continued)

At $T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 5.5 V , unless otherwise noted. Typical values at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$.

|  | PARAMETER | CONDITION | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{l}_{\text {OLC3 }}$ | Load regulation (OUTx0 to OUTx15) ${ }^{(6)}$ | All OUTX $n=0$ n, $\mathrm{DCX} n$ and $\mathrm{BCX}=7 \mathrm{Fh}$, <br> $\mathrm{V}_{\text {OUTX }}=0.8 \mathrm{~V}$ to $3.0 \mathrm{~V}, \mathrm{~V}_{\text {OUTfix }}=0.8 \mathrm{~V}, \mathrm{MCX}=4$ |  | $\pm 0.1$ | $\pm 1$ | \%/V |
| $\mathrm{V}_{\text {LOD }}$ | LED open-detection threshold | All OUTX $n=$ on | 0.25 | 0.30 | 0.35 | V |
| $\mathrm{V}_{\text {LSDO }}$ | LED short-detection threshold | All OUTX $n=$ on, LSDVLT $=0$ | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ | $0.70 \times V_{C C}$ | $0.75 \times \mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {LSD1 }}$ |  | All OUTX $n=$ on, LSDVLT $=1$ | $0.85 \times \mathrm{V}_{\mathrm{CC}}$ | $0.90 \times \mathrm{V}_{\mathrm{CC}}$ | $0.95 \times \mathrm{V}_{\mathrm{CC}}$ | V |

(6) Load regulation is calculated by the equation:
$\Delta(\% / \mathrm{V})=\left(\frac{\left(\mathrm{I}_{\text {OLCX } n} \text { at } \mathrm{V}_{\text {OUTX } n}=3 \mathrm{~V}\right)-\left(\mathrm{I}_{\text {OLCX }} \text { at } \mathrm{V}_{\text {OUTX } n}=0.8 \mathrm{~V}\right)}{\mathrm{I}_{\text {OLCX } n} \text { at } \mathrm{V}_{\text {OUTXn }}=0.8 \mathrm{~V}}\right) \times \frac{100}{3 \mathrm{~V}-0.8 \mathrm{~V}}$
where $X=R$, $G$, or $B ; n=0$ to 15 .

### 6.6 Switching Characteristics

At $T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=120 \Omega$, $\mathrm{MCX}=7$, and $\mathrm{V}_{\mathrm{LED}}=4.5 \mathrm{~V}$, unless otherwise noted. Typical values at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$.

(1) $\mathrm{X}=\mathrm{R}, \mathrm{G}$, or $\mathrm{B} ; \mathrm{n}=0$ to 15 .
(2) Output on-time error (ton_ERR) is calculated by the formula: $\mathrm{t}_{\text {ON_ERR }}=\mathrm{t}_{\text {OUT_ON }}-\mathrm{t}_{\text {GSCLK }}$. $\mathrm{t}_{\text {OUTON }}$ is the actual on-time of the constantcurrent driver. $\mathrm{t}_{\text {GSCLK }}$ is the GSCLK period.

### 6.7 Typical Characteristics

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$, unless otherwise noted.


$\mathrm{BCX}=\mathrm{DCX} n=7 \mathrm{Fh}$
Figure 1. Output Current vs Output Voltage (MCX Changing)

$\mathrm{BCX}=\mathrm{DCX} n=7 \mathrm{Fh}$
Figure 3. Output Current vs Output Voltage (BCX Changing)

$B C X=D C X n=7 F h$
$\mathrm{V}_{\text {OUTXn }}=0.8 \mathrm{~V}$

Figure 5. Constant-Current Error vs Output Current (Channel-to-Channel in Each Color Group)

$\mathrm{BCX}=\mathrm{DCX} n=7 \mathrm{Fh}$
Figure 2. Output Current vs Output Voltage (DCXn Changing)

$B C X=D C X n=7 F h$
Figure 4. Output Current vs Output Voltage (Temperature Changing)


Figure 6. Constant-Current Error vs Ambient Temperature (Channel-to-Channel in Each Color Group)

TLC5955
www.ti.com

## Typical Characteristics (continued)

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$, unless otherwise noted.

$B C X=7 F h$
$\mathrm{V}_{\text {OUTXn }}=0.8 \mathrm{~V}$

Figure 7. Dot Correction (DC) Linearity


Figure 9. Supply Current vs Output Current


DCXn $=7 \mathrm{Fh} \quad \mathrm{V}_{\text {OUTXn }}=0.8 \mathrm{~V}$

Figure 8. Global Brightness Control (BC) Linearity

Figure 10. Supply Current vs Ambient Temperature

Figure 11. Constant-Current Output Voltage Waveform

## 7 Parameter Measurement Information

### 7.1 Terminal-Equivalent Input and Output Schematic Diagrams



Figure 12. SIN, SCLK, LAT, GSCLK


Figure 13. SOUT

(1) $X=R, G$, or $B ; n=0$ to 15 .

Figure 14. OUTX0 Through OUTX15

### 7.2 Test Circuits


(1) $X=R, G$, or $B ; n=0$ to 15 .
(2) $C_{L}$ includes measurement probe and jig capacitance.

Figure 15. Rise Time and Fall Time Test Circuit for OUTXn

(1) $C_{L}$ includes measurement probe and jig capacitance.

Figure 16. Rise Time and Fall Time Test Circuit for SOUT

(1) $X=R, G$, or $B ; n=0$ to 15 .

Figure 17. Constant-Current Test Circuit for OUTXn
www.ti.com

### 7.3 Timing Diagrams


$\mathrm{t}_{\mathrm{SU},}, \mathrm{t}_{\mathrm{SU} 1}, \mathrm{t}_{\mathrm{SU} 2}, \mathrm{t}_{\mathrm{SU} 3}, \mathrm{t}_{\mathrm{H} 0}, \mathrm{t}_{\mathrm{H} 1}$

(1) Input pulse rise and fall time is 1 ns to 3 ns .

Figure 18. Input Timing

(1) Input pulse rise and fall time is 1 ns to 3 ns .
(2) $X=R, G$, or $B ; n=0$ to 15 .

Figure 19. Output Timing

## Timing Diagrams (continued)



Figure 20. Data Input, Output, and Constant Output Timing

## 8 Detailed Description

### 8.1 Overview

The TLC5955 is 48 -channel, $30-\mathrm{mA}$, constant-current LED driver that can control LED on-time with pulse width modulation (PWM) in 65,536 steps for grayscale (GS) control. A maximum of 281 trillion colors can be generated with red, green, and blue LEDs connected to the constant-current outputs.
The device has a 128 -step, 7 -bit, output current control function called dot correction (DC) that can control each constant-current output. Inherently, LED lamps have different intensities resulting from manufacturing differences. The DC function can reduce the inherent differences in intensity and improve LED lamp brightness uniformity.
The device also has a 128 -step, 7 -bit, output current control function called global brightness control (BC) that can control each color group output. The BC function can adjust the red, green, and blue LED intensity for true white with constant-current control. The device contributes higher image quality to LED displays with fine white balance tuning by using these $G S, D C$, and $B C$ functions.
The display controller can locate LED lamp failures via the device because the controller can detect LED lamp failures with the LED open detection (LOD) and LED short detection (LSD) functions and the reliability of the display can be improved by the LOD, LSD function.
The device maximum constant-current output value can be set by internal register data instead of the general method of using an external resistor setting. Thus, any failure modes that occur from the external resistor can be eliminated and one resistor can be eliminated.
The device constant-current output can drive approximately 19 mA at a $0.25-\mathrm{V}$ output voltage and a $+25^{\circ} \mathrm{C}$ ambient temperature. This voltage is called knee voltage. This $0.25-\mathrm{V}$, low-knee voltage can contribute to the design of a lower-power display system. The total number of LED drivers on one LED display panel can be reduced because 48 LED lamps can be driven by one LED driver. Therefore, designing fine-pitch LED displays is simplified.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

### 8.3.1 Output Current Calculation

The output current value controlled by MC, DC, and BC can be calculated by Equation 1.
$\mathrm{I}_{\mathrm{OUTn} \text { n }}(\mathrm{mA})=\mathrm{I}_{\mathrm{OLCMax}}(\mathrm{mA}) \times\left(0.262+0.738 \times \frac{\mathrm{DCXn}}{127}\right) \times\left(0.10+0.90 \times \frac{\mathrm{BCX}}{127}\right)$
where:

- Iolcmax = the maximum constant-current value for all OUTXn for each color group programmed by MC data,
- DCXn = the dot correction value for each channel ( 0 h to 7 Fh ),
- $\mathrm{BCX}=$ the global brightness control value ( 0 to 7 Fh ),
- $X=R, G$, or $B$ for the red, green, or blue color group, and
- $\mathrm{n}=0$ to 15 .

Each output sinks the lolcmax current when they turn on and the dot correction (DC) data and the global brightness control (BC) data are set to the maximum value of 7Fh (127d). Each output sink current can be reduced by lowering the $D C$ and $B C$ values.
When $\mathrm{I}_{\text {Out }}$ is set lower than 1 mA by both MC and BC or BC only, the output may be unstable. Output currents lower than 1 mA can be achieved by setting Iout to 1 mA with MC and BC or BC only and then using DC to lower the output current.

### 8.3.2 Register and Data Latch Configuration

The TLC5955 has one common shift register and three data latches: the grayscale (GS) data latch, the control data latch, and the dot correction (DC) data latch. The common shift register is 769 bits long, the GS data latch is 768 bits long, the control data latch is 371 bits long, and the DC data latch is 336 bits long.
If the common shift register MSB is 0 , the least significant 768 bits from the common shift register are latched into the GS data latch. If the MSB is 1 , and bits 767 to 760 are 96 h (10010110b), the data are latched into the control data latch. Refer to Figure 21 for the common shift register, GS data latch, control data latch, and DC data latch configurations.

## Feature Description (continued)



Figure 21. Common Shift Register and Data Latches Configuration

### 8.3.2.1 769-Bit Common Shift Register

The 769-bit common shift register is used to shift data from the SIN terminal into the TLC5955. The data shifted into the register are used for GS, DC, maximum output current, global BC functions, and function control data write operations. The common shift register LSB is connected to SIN and the MSB is connected to SOUT. On each SCLK rising edge, the data on SIN are shifted into the LSB and all 769 bits are shifted towards the MSB. The register MSB is always connected to SOUT. When the device is powered up, the data in the 769-bit common shift register are random.

## Feature Description (continued)

### 8.3.2.2 Grayscale (GS) Data Latch

The GS data latch is 768 bits long, and sets the PWM timing for each constant-current output. The on-time of all constant-current outputs is controlled by the data in this data latch. The 768 -bit GS data in the common shift register are copied to the data latch at a LAT rising edge when the common shift resister MSB is 0 .

When the device is powered up, the data are random and all constant-current outputs are forced off. However, no outputs turn on until GS data are written to the GS data latch even if a GSCLK is input. The data bit assignment is shown in Table 1. Refer to Figure 22 for a GS data write timing diagram.

Table 1. Grayscale Data Latch Bit Description

| GS DATA <br> LATCH BIT NUMBER | BIT NAME | DEFAULT VALUE | CONTROLLED CHANNEL | GS DATA <br> LATCH BIT NUMBER | BIT NAME | DEFAULT VALUE | CONTROLLED CHANNEL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15-0 | GSRO[15:0] | N/A (no default value) | Bits[15:0] for OUTR0 | 399-384 | GSR8[15:0] | N/A (no default value) | Bits[15:0] for OUTR8 |
| 31-16 | GSGO[15:0] |  | Bits[15:0] for OUTG0 | 415-400 | GSG8[15:0] |  | Bits[15:0] for OUTG8 |
| 47-32 | GSB0[15:0] |  | Bits[15:0] for OUTB0 | 431-416 | GSB8[15:0] |  | Bits[15:0] for OUTB8 |
| 63-48 | GSR1[15:0] |  | Bits[15:0] for OUTR1 | 447-432 | GSR9[15:0] |  | Bits[15:0] for OUTR9 |
| 79-64 | GSG1[15:0] |  | Bits[15:0] for OUTG1 | 463-448 | GSG9[15:0] |  | Bits[15:0] for OUTG9 |
| 95-80 | GSB1[15:0] |  | Bits[15:0] for OUTB1 | 479-464 | GSB9[15:0] |  | Bits[15:0] for OUTB9 |
| 111-96 | GSR2[15:0] |  | Bits[15:0] for OUTR2 | 495-480 | GSR10[15:0] |  | Bits[15:0] for OUTR10 |
| 127-112 | GSG2[15:0] |  | Bits[15:0] for OUTG2 | 511-496 | GSG10[15:0] |  | Bits[15:0] for OUTG10 |
| 143-128 | GSB2[15:0] |  | Bits[15:0] for OUTB2 | 527-512 | GSB10[15:0] |  | Bits[15:0] for OUTB10 |
| 159-144 | GSR3[15:0] |  | Bits[15:0] for OUTR3 | 543-528 | GSR11[15:0] |  | Bits[15:0] for OUTR11 |
| 175-160 | GSG3[15:0] |  | Bits[15:0] for OUTG3 | 559-544 | GSG11[15:0] |  | Bits[15:0] for OUTG11 |
| 191-176 | GSB3[15:0] |  | Bits[15:0] for OUTB3 | 575-560 | GSB11[15:0] |  | Bits[15:0] for OUTB11 |
| 207-192 | GSR4[15:0] |  | Bits[15:0] for OUTR4 | 591-576 | GSR12[15:0] |  | Bits[15:0] for OUTR12 |
| 223-208 | GSG4[15:0] |  | Bits[15:0] for OUTG4 | 607-592 | GSG12[15:0] |  | Bits[15:0] for OUTG12 |
| 239-224 | GSB4[15:0] |  | Bits[15:0] for OUTB4 | 623-608 | GSB12[15:0] |  | Bits[15:0] for OUTB12 |
| 255-240 | GSR5[15:0] |  | Bits[15:0] for OUTR5 | 639-624 | GSR13[15:0] |  | Bits[15:0] for OUTR13 |
| 271-256 | GSG5[15:0] |  | Bits[15:0] for OUTG5 | 655-640 | GSG13[15:0] |  | Bits[15:0] for OUTG13 |
| 287-272 | GSB5[15:0] |  | Bits[15:0] for OUTB5 | 671-656 | GSB13[15:0] |  | Bits[15:0] for OUTB13 |
| 303-288 | GSR6[15:0] |  | Bits[15:0] for OUTR6 | 687-672 | GSR14[15:0] |  | Bits[15:0] for OUTR14 |
| 319-304 | GSG6[15:0] |  | Bits[15:0] for OUTG6 | 703-688 | GSG14[15:0] |  | Bits[15:0] for OUTG14 |
| 335-320 | GSB6[15:0] |  | Bits[15:0] for OUTB6 | 719-704 | GSB14[15:0] |  | Bits[15:0] for OUTB14 |
| 351-336 | GSR7[15:0] |  | Bits[15:0] for OUTR7 | 735-720 | GSR15[15:0] |  | Bits[15:0] for OUTR15 |
| 367-352 | GSG7[15:0] |  | Bits[15:0] for OUTG7 | 751-736 | GSG15[15:0] |  | Bits[15:0] for OUTG15 |
| 383-368 | GSB7[15:0] |  | Bits[15:0] for OUTB7 | 767-752 | GSB15[15:0] |  | Bits[15:0] for OUTB15 |



Figure 22. Grayscale Data Write Timing Diagram (RFRESH = 0)

### 8.3.2.3 Control Data Latch

The control data latch is 371 bits long. The data latch contains dot correction (DC) data, maximum current (MC) data, global brightness control (BC) data, and function control (FC) data. The DC for each constant-current output are controlled by the data in the DC data latch. The control data in the data latch are updated with the lower 371 bits of the common shift register at the LAT rising edge when the common shift register MSB is 1 . The 336 bits of DC data are copied from the control data latch when the 65,536 th GSCLK is input with RFRESH set to 1 in the control data latch after the GS data are written or the LAT rising edge for GS data writes is input when the RFRESH bit is 0 .

When the device is powered up, the data in the control data latch (except the MC bits) are random. Therefore, DC, BC, and FC data must be written to the control data latch before turning on the constant-current outputs. Furthermore, MC data should be set appropriately for the application. Refer to Figure 23 for a control data write timing diagram.

TLC5955
www.ti.com


Figure 23. Control Data Write Timing Diagram for DC, MC, BC, and FC

### 8.3.2.4 Dot Correction (DC) Data Latch

DC data are 336 bits long; the data for each constant-current output are controlled by seven bits. Each constantcurrent output DC is controlled by the DC data latch. Each DC value individually adjusts the output current for each constant-current output. As explained in the Dot Correction (DC) Function section, the DC values are used to adjust the output current from $26.2 \%$ to $100 \%$ of the current value set by MC and BC data. When the device is powered on, the data in the DC data latch are random.
The DC data bit assignment is shown in Table 2. See Table 9 for a summary of the DC data value versus set current value.

Table 2. Dot Correction Data Bit Description

| CONTROL DATA LATCH BIT NUMBER | BIT NAME | DEFAULT <br> VALUE | CONTROLLED CHANNEL | CONTROL DATA LATCH BIT NUMBER | BIT NAME | DEFAULT VALUE | CONTROLLED CHANNEL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6-0 | DCR0[6:0] | N/A (no default value) | DC bits[6:0] for OUTR0 | 174-168 | DCR8[6:0] | N/A (no default value) | DC bits[6:0] for OUTR8 |
| 13-7 | DCGO[6:0] |  | DC bits[6:0] for OUTG0 | 181-175 | DCG8[6:0] |  | DC bits[6:0] for OUTG8 |
| 20-14 | DCB0[6:0] |  | DC bits[6:0] for OUTB0 | 188-182 | DCB8[6:0] |  | DC bits[6:0] for OUTB8 |
| 27-21 | DCR1[6:0] |  | DC bits[6:0] for OUTR1 | 195-189 | DCR9[6:0] |  | DC bits[6:0] for OUTR9 |
| 34-28 | DCG1[6:0] |  | DC bits[6:0] for OUTG1 | 202-196 | DCG9[6:0] |  | DC bits[6:0] for OUTG9 |
| 41-35 | DCB1[6:0] |  | DC bits[6:0] for OUTB1 | 209-203 | DCB9[6:0] |  | DC bits[6:0] for OUTB9 |
| 48-42 | DCR2[6:0] |  | DC bits[6:0] for OUTR2 | 216-210 | DCR10[6:0] |  | DC bits[6:0] for OUTR10 |
| 55-49 | DCG2[6:0] |  | DC bits[6:0] for OUTG2 | 223-217 | DCG10[6:0] |  | DC bits[6:0] for OUTG10 |
| 62-56 | DCB2[6:0] |  | DC bits[6:0] for OUTB2 | 230-224 | DCB10[6:0] |  | DC bits[6:0] for OUTB10 |
| 69-63 | DCR3[6:0] |  | DC bits[6:0] for OUTR3 | 237-231 | DCR11[6:0] |  | DC bits[6:0] for OUTR11 |
| 76-70 | DCG3[6:0] |  | DC bits[6:0] for OUTG3 | 244-238 | DCG11[6:0] |  | DC bits[6:0] for OUTG11 |
| 83-77 | DCB3[6:0] |  | DC bits[6:0] for OUTB3 | 251-245 | DCB11[6:0] |  | DC bits[6:0] for OUTB11 |
| 90-84 | DCR4[6:0] |  | DC bits[6:0] for OUTR4 | 258-252 | DCR12[6:0] |  | DC bits[6:0] for OUTR12 |
| 97-91 | DCG4[6:0] |  | DC bits[6:0] for OUTG4 | 265-259 | DCG12[6:0] |  | DC bits[6:0] for OUTG12 |
| 104-98 | DCB4[6:0] |  | DC bits[6:0] for OUTB4 | 272-266 | DCB12[6:0] |  | DC bits[6:0] for OUTB12 |
| 111-105 | DCR5[6:0] |  | DC bits[6:0] for OUTR5 | 279-273 | DCR13[6:0] |  | DC bits[6:0] for OUTR13 |
| 118-112 | DCG5[6:0] |  | DC bits[6:0] for OUTG5 | 286-280 | DCG13[6:0] |  | DC bits[6:0] for OUTG13 |
| 125-119 | DCB5[6:0] |  | DC bits[6:0] for OUTB5 | 293-287 | DCB13[6:0] |  | DC bits[6:0] for OUTB13 |
| 132-126 | DCR6[6:0] |  | DC bits[6:0] for OUTR6 | 300-294 | DCR14[6:0] |  | DC bits[6:0] for OUTR14 |
| 139-133 | DCG6[6:0] |  | DC bits[6:0] for OUTG6 | 307-301 | DCG14[6:0] |  | DC bits[6:0] for OUTG14 |
| 146-140 | DCB6[6:0] |  | DC bits[6:0] for OUTB6 | 314-308 | DCB14[6:0] |  | DC bits[6:0] for OUTB14 |
| 153-147 | DCR7[6:0] |  | DC bits[6:0] for OUTR7 | 321-315 | DCR15[6:0] |  | DC bits[6:0] for OUTR15 |
| 160-154 | DCG7[6:0] |  | DC bits[6:0] for OUTG7 | 328-322 | DCG15[6:0] |  | DC bits[6:0] for OUTG15 |
| 167-161 | DCB7[6:0] |  | DC bits[6:0] for OUTB7 | 335-329 | DCB15[6:0] |  | DC bits[6:0] for OUTB15 |

### 8.3.2.5 Maximum Current (MC) Data Latch

The maximum output current per channel, $\mathrm{I}_{\text {LCMax }}$, is programmed by MC data and can be set with the serial interface. Iolcmax is the largest current for each output. Each output sinks the lolcmax current when they turn on with DC and BC data set to the maximum value of 7Fh (127d). MC data must have the same data continuously written twice in order to change the data. When the device is powered on, the MC data are set to 0 .
The MC data bit assignment is shown in Table 3. See Table 8 for a summary of the MC data value for each color group versus the set current value.

Table 3. Maximum Current Data Bit Assignment in the Control Data Latch

| CONTROL DATA <br> LATCH BIT <br> NUMBER | BIT NAME | DEFAULT VALUE | CONTROLLED CHANNEL |
| :---: | :---: | :---: | :--- |
| $338-336$ | MCR[2:0] | 0 | $M C$ bits[2:0] for red color group channels (OUTR0 to OUTR15) |
| $341-339$ | MCG[2:0] | 0 | $M C$ bits[2:0] for green color group channels (OUTG0 to OUTG15) |
| $344-342$ | MCB[2:0] | 0 | $M C$ bits[2:0] for blue color group channels (OUTB0 to OUTB15) |

### 8.3.2.6 Global Brightness Control (BC) Data Latch

Global BC data are seven bits long. The global brightness for all outputs is controlled by the data in the control data latch. The data are used to adjust the constant-current values for the 48 -channel constant-current outputs. As explained in the Global Brightness Control (BC) Function section, the BC values are used to adjust the output current from $10 \%$ to $100 \%$ of the maximum value. When the device is powered on, the BC data are random.
The global BC data bit assignment in the control data latch is shown in Table 4. See Table 10 for a summary of the $B C$ data value versus set current value.

Table 4. Global Brightness Control Data Bit Assignment in the Control Data Latch

| CONTROL DATA <br> LATCH BIT <br> NUMBER | BIT NAME | DEFAULT VALUE |  |
| :---: | :---: | :---: | :--- |
| $351-345$ | BCR[6:0] |  |  |
| $358-352$ | BCG[6:0] |  | BC bits[6:0] for green color group channels (OUTG0 to OUTG15) |
|  |  |  | BC bits[6:0] for red color group channels (OUTR0 to OUTR15) |
| $365-359$ | $B C B[6: 0]$ |  |  |

### 8.3.2.7 Function Control (FC) Data Latch

The FC data latch is 5 bits long. This latch enables the auto display repeat and display timing reset functions, and sets the DC data auto refresh, PWM control mode, and the LSD detection voltage. Each function is selected by the data in the control data latch. When the device is powered on, the FC data are random. The FC data bit assignment in the control data latch is shown in Table 5.

Table 5. Function Control Data Latch Bit Description

| $\begin{gathered} \text { BIT } \\ \text { NUMBER } \end{gathered}$ | $\begin{aligned} & \text { BIT } \\ & \text { NAME } \end{aligned}$ | $\begin{aligned} & \text { DEFAULT } \\ & \text { VALUE } \\ & \text { (Binary) } \\ & \hline \end{aligned}$ | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 366 | DSPRPT | N/A <br> (no default value) | Auto display repeat mode enable bit $0=$ Disabled, $1=$ Enabled <br> When this bit is 0 , the auto display repeat function is disabled. Each constant-current output is turned on and off for one display period. <br> When this bit is 1 , each output repeats the PWM control every 65,536 GSCLKs. |
| 367 | TMGRST |  | Display timing reset mode enable bit 0 = Disabled, 1 = Enabled <br> When this bit is 0 , the GS counter is not reset and the outputs are not forced off even when a LAT rising edge is input for a GS data write. <br> When this bit is 1 , the GS counter is reset to 0 and all outputs are forced off at the LAT rising edge for a GS data write. Afterwards, PWM control resumes from the next GSCLK rising edge. |
| 368 | RFRESH |  | Auto data refresh mode enable bit $0=$ Disabled, 1 = Enabled <br> When this bit is 0 , the auto data refresh function is disabled. The data in the common shift register are copied to the GS data latch at the next LAT rising edge for a GS data write. DC data in the control data latch are copied to the DC data latch at the same time. <br> When this bit is 1 , the auto data refresh function is enabled. The data in the common shift register are copied to the GS data latch at the 65,536th GSCLK after the LAT rising edge for a GS data write. DC data in the control data latch are copied to the DC data latch at the same time. |
| 369 | ESPWM |  | ES-PWM mode enable bit <br> 0 = Disabled, 1 = Enabled <br> When this bit is 0 , the conventional PWM control mode is selected. If the TLC5955 is used for multiplexing a drive, the conventional PWM mode should be selected to prevent excess on or off switching. <br> When this bit is 1, ES-PWM control mode is selected. |
| 370 | LSDVLT |  | LSD detection voltage selection bit <br> LED short detection (LSD) detects a fault caused by a shorted LED by comparing the OUTX $n$ voltage to the LSD detection threshold voltage. The threshold voltage is selected by this bit. <br> When this bit is 0 , the LSD voltage is VCC $\times 70 \%$. When this bit is 1 , the LSD voltage is VCC $\times 90 \%$. |

### 8.3.3 Status Information Data (SID)

The status information data (SID) contains the status of the LED open detection (LOD) and LED short detection (LSD). When the MSB of the common shift register is set to 0 and the RFRESH bit in the control data latch is 0 , the SID are loaded to the common shift register at the LAT falling edge after the data in the common shift register are loaded to the grayscale data latch. If the common shift register MSB is 1 , the SID are not loaded to the common shift register.
When the MSB of the common shift register is set to 0 and the RFRESH bit in the control data latch is 1 , the SID are loaded to the common shift register at the GS counter 0000h just after LAT when the GS data are input. If the common shift register MSB is 1, the SID are not loaded to the common shift register. When the RFRESH bit is 1 , the SCLK rising edge must be input with a low-level LAT signal after 65,538 GSCLKs (or more) are input from the LAT rising signal input.

After being loaded into the common shift register, new SID data cannot be loaded until at least one new bit of data is written into the common shift register. To recheck SID without changing the GS data, reprogram the common shift register with the same data currently programmed into the GS latch. When LAT goes high, the GS data do not change, but new SID data are loaded into the common shift register. LOD and LSD are shifted out of SOUT with each SCLK rising edge. The SID load configuration is shown in Figure 24 and Table 6.


Figure 24. SID Load Configuration

TLC5955
www.ti.com
SBVS237 -MARCH 2014
Table 6. SID Load Description

| COMMON SHIFT REGISTER BIT NUMBER | LOADED SID | COMMON SHIFT REGISTER BIT NUMBER | LOADED SID |
| :---: | :---: | :---: | :---: |
| 671-0 | No data loaded | 720 | OUTRO LOD data |
| 672 | OUTRO LSD data ( 0 = No error, 1 = Error) | 721 | OUTG0 LOD data |
| 673 | OUTG0 LSD data | 722 | OUTBO LOD data |
| 674 | OUTB0 LSD data | 723 | OUTR1 LOD data |
| 675 | OUTR1 LSD data | 724 | OUTG1 LOD data |
| 676 | OUTG1 LSD data | 725 | OUTB1 LOD data |
| 677 | OUTB1 LSD data | 726 | OUTR2 LOD data |
| 678 | OUTR2 LSD data | 727 | OUTG2 LOD data |
| 679 | OUTG2 LSD data | 728 | OUTB2 LOD data |
| 680 | OUTB2 LSD data | 729 | OUTR3 LOD data |
| 681 | OUTR3 LSD data | 730 | OUTG3 LOD data |
| 682 | OUTG3 LSD data | 731 | OUTB3 LOD data |
| 683 | OUTB3 LSD data | 732 | OUTR4 LOD data |
| 684 | OUTR4 LSD data | 733 | OUTG4 LOD data |
| 685 | OUTG4 LSD data | 734 | OUTB4 LOD data |
| 686 | OUTB4 LSD data | 735 | OUTR5 LOD data |
| 687 | OUTR5 LSD data | 736 | OUTG5 LOD data |
| 688 | OUTG5 LSD data | 737 | OUTB5 LOD data |
| 689 | OUTB5 LSD data | 738 | OUTR6 LOD data |
| 690 | OUTR6 LSD data | 739 | OUTG6 LOD data |
| 691 | OUTG6 LSD data | 740 | OUTB6 LOD data |
| 692 | OUTB6 LSD data | 741 | OUTR7 LOD data |
| 693 | OUTR7 LSD data | 742 | OUTG7 LOD data |
| 694 | OUTG7 LSD data | 743 | OUTB7 LOD data |
| 695 | OUTB7 LSD data | 744 | OUTR8 LOD data |
| 696 | OUTR8 LSD data | 745 | OUTG8 LOD data |
| 697 | OUTG8 LSD data | 746 | OUTB8 LOD data |
| 698 | OUTB8 LSD data | 747 | OUTR9 LOD data |
| 699 | OUTR9 LSD data | 748 | OUTG9 LOD data |
| 700 | OUTG9 LSD data | 749 | OUTB9 LOD data |
| 701 | OUTB9 LSD data | 750 | OUTR10 LOD data |
| 702 | OUTR10 LSD data | 751 | OUTG10 LOD data |
| 703 | OUTG10 LSD data | 752 | OUTB10 LOD data |
| 704 | OUTB10 LSD data | 753 | OUTR11 LOD data |
| 705 | OUTR11 LSD data | 754 | OUTG11 LOD data |
| 706 | OUTG11 LSD data | 755 | OUTB11 LOD data |
| 707 | OUTB11 LSD data | 756 | OUTR12 LOD data |
| 708 | OUTR12 LSD data | 757 | OUTG12 LOD data |
| 709 | OUTG12 LSD data | 758 | OUTB12 LOD data |
| 710 | OUTB12 LSD data | 759 | OUTR13 LOD data |
| 711 | OUTR13 LSD data | 760 | OUTG13 LOD data |
| 712 | OUTG13 LSD data | 761 | OUTB13 LOD data |
| 713 | OUTB13 LSD data | 762 | OUTR14 LOD data |
| 714 | OUTR14 LSD data | 763 | OUTG14 LOD data |
| 715 | OUTG14 LSD data | 764 | OUTB14 LOD data |
| 716 | OUTB14 LSD data | 765 | OUTR15 LOD data |
| 717 | OUTR15 LSD data | 766 | OUTG15 LOD data |
| 718 | OUTG15 LSD data | 767 | OUTB15 LOD data |
| 719 | OUTB15 LSD data | 768 | No data loaded |

### 8.3.4 LED Open Detection (LOD)

LOD detects a fault caused by an LED open circuit or a short from OUTX $n$ to ground with low resistance by comparing the OUTX $n$ voltage to the LOD detection threshold voltage ( 0.3 V , typically). If the OUTX $n$ voltage is lower than the threshold voltage when OUTX $n$ is on, that output LOD bit is set to 1 to indicate an open LED. Otherwise, the LOD bit is set to 0 . LOD data are only valid for outputs that are programmed to be on. LOD data are latched into the LOD, LSD data latch at the 33rd GSCLK. LOD data for outputs programmed to be off at the 33rd GSCLK are always 0 . The LED open detection circuit is shown in Figure 25 and Table 7 lists an LOD truth table. Refer to Figure 26 for an LOD read timing diagram.

### 8.3.5 LED Short Detection (LSD)

LSD data detect a fault caused by a shorted LED between LED terminals by comparing the OUTXn voltage to the LSD detection threshold voltage level set by LSDVLT in the control data latch. If the OUTX $n$ voltage is higher than the programmed voltage when OUTX $n$ is on, the corresponding output LSD bit is set to 1 to indicate a shorted LED. Otherwise, the LSD bit is set to 0 . LSD data are only valid for outputs that are programmed to be on. LSD data are latched into the LOD, LSD data latch at the 33rd GSCLK. LSD data for outputs programmed to be off at the 33rd GSCLK are always 0 . The LSD open detection circuit is shown in Figure 25 and Table 7 lists an LSD truth table. Refer to Figure 26 for an LSD read timing diagram.


Figure 25. LOD and LSD Circuit
Table 7. LOD and LSD Truth Table

| SID DATA | CONDITION |  |
| :---: | :--- | :--- |
|  | LOD | LSD |
|  | LED is not opened $\left(\mathrm{V}_{\text {OUTX }}>\mathrm{V}_{\text {LOD }}\right)$ | LED is not shorted $\left(\mathrm{V}_{\text {OUTX }} \leq \mathrm{V}_{\text {LSD }}\right)$ |
| 1 | LED is open or shorted to $G N D\left(\mathrm{~V}_{\text {OUTX }} \leq \mathrm{V}_{\text {LOD }}\right)$ | $\left.\begin{array}{l}\text { LED is shorted between anode and cathode, or shorted to } \\ \text { higher voltage side }\left(\mathrm{V}_{\text {OUTX }}>\right.\end{array} \mathrm{V}_{\text {LSD }}\right)$ |



Figure 26. LOD and LSD Read and Load Timing Diagram

### 8.3.6 Noise Reduction

Large surge currents may flow through the device and the board on which the device is mounted if all 48 outputs turn on simultaneously at the start of each GS cycle. These large current surges can introduce detrimental noise and electromagnetic interference (EMI) into other circuits. The TLC5955 independently turns the outputs on with a series delay for each group to provide a soft-start feature. The output current sinks are grouped into eight groups. The first output group that is turned on or off are OUTR4, OUTG4, OUTB4, OUTR11, OUTG11, and OUTB11; the second output group is OUTX0 and OUTX15; the third output group is OUTX5 and OUTX10; the fourth output group is OUTX1 and OUTX14; the fifth output group is OUTX2 and OUTX13; the sixth output group is OUTX6 and OUTX9; the seventh output group is OUTX3 and OUTX12; and the eighth output group is OUTX7 and OUTX8. Each output group is turned on and off sequentially with a small delay between groups.

### 8.4 Device Functional Modes

### 8.4.1 Maximum Current Control (MC) Function

The maximum output current per channel, lolcmax, is programmed by the MC data and is set with the serial interface. Iolcmax is the largest current for each output. Each OUTXn sinks the Iolcmax current when they turn on and the dot correction and global brightness control data are set to the maximum value of 7 Fh (127d).
When the device is powered on, the MC data are set to 0 . MC data should be changed when all constant-current outputs (OUTXn, where $X=R, G$, or $B ; n=0$ to 7 ) are off. $M C X=6$ and $M C X=7$ are used when $V_{C C}$ is greater than 3.6 V . The same MC data must be written twice to change the maximum constant-current output. Table 8 shows the characteristics of the constant-current sink versus the maximum current (MC) control data.

Table 8. Maximum Constant-Current Output versus MC Data

| MCX ${ }^{(1)}$ DATA |  |  | $\mathrm{IOLCMax}^{(m A)}$, OUTX $\mathrm{n}^{(2)}$ |
| :---: | :---: | :---: | :---: |
| BINARY | DECIMAL | HEX |  |
| 000 (default) | 0 (default) | 0 (default) | 3.2 |
| 001 | 1 | 1 | 8.0 |
| 010 | 2 | 2 | 11.2 |
| 011 | 3 | 3 | 15.9 |
| 100 | 4 | 4 | 19.1 |
| 101 | 5 | 5 | 23.9 |
| $110^{(3)}$ | 6 | 6 | 27.1 |
| $111{ }^{(3)}$ | 7 | 7 | 31.9 |

(1) $X=R, G$, or $B$.
(2) $X=R, G$, or B. $n=0$ to 15 .
(3) MCX7 and MCX6 can be used when $\mathrm{V}_{\mathrm{CC}}$ is greater than 3.6 V .

### 8.4.2 Dot Correction (DC) Function

The TLC5955 can individually adjust the output current of each channel (OUTx0 to OUTx15, where x is R , G , or B) by using DC. The DC function allows the brightness deviations of the LEDs connected to each output to be individually adjusted. Each output DC is programmed with a 7-bit word, so the value is adjusted with 128 steps within the range of $26.2 \%$ to $100 \%$ of loLCMax. DC data are programmed into the TLC5955 with the serial interface. When the device is powered on, the DC data in the control latch contains random data. Therefore, DC data must be written to the DC data latch before turning the constant-current outputs on. Table 9 summarizes the DC data value versus the set current value.

Table 9. DC Data versus Current Ratio and Set Current Value

| DCX ${ }^{(1)}$ DATA |  |  | BC DATA (Hex) | RATIO OF OUTPUT CURRENT TO Iolcmax (\%) | $\begin{gathered} \text { lout }(\mathrm{mA}) \\ (\mathrm{MC}=7, \text { typical }) \end{gathered}$ | $\begin{gathered} \mathrm{I}_{\text {OUT }}(\mathrm{mA}) \\ (\mathrm{MC}=0, \text { typical }) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BINARY | DECIMAL | HEX |  |  |  |  |
| 0000000 | 0 | 00 | 7F | 26.2 | 8.36 | 0.84 |
| 0000001 | 1 | 01 | 7F | 26.7 | 8.54 | 0.86 |
| 0000010 | 2 | 02 | 7F | 27.3 | 8.73 | 0.88 |
| - | - | - | - | - | - | - |
| 1111101 | 125 | 7D | 7F | 98.8 | 31.5 | 3.16 |
| 1111110 | 126 | 7E | 7F | 99.4 | 31.7 | 3.18 |
| 1111111 | 127 | 7F | 7F | 100.0 | 31.9 | 3.20 |

(1) $\mathrm{X}=\mathrm{R}, \mathrm{G}$, or $\mathrm{B} . \mathrm{n}=0$ to 15 .

### 8.4.3 Global Brightness Control (BC) Function

The TLC5955 has the ability to adjust the output current of all constant-current outputs of each color group (OUTR0 to OUTR15, OUTG0 to OUTG15, and OUTB0 to OUTB15) simultaneously to the same current ratio. This function is called global brightness control (BC). The BC function allows the global brightness of LEDs connected to the output to be adjusted. All outputs of each color group can be adjusted in 128 steps from $10 \%$ to $100 \%$ of the maximum output current, lolcmax. BC data are programmed into the TLC5955 with the serial interface. When the BC data change, the output current also changes immediately. When the device is powered on, the $B C$ data contain random data. Table 10 summarizes the $B C$ data versus the set current value.

Table 10. BC Data versus Constant-Current Ratio and Set Current Value

| BCX ${ }^{(1)}$ DATA |  |  | $\begin{aligned} & \text { DCXn }{ }^{(2)} \text { DATA } \\ & \hline \text { Hex) } \end{aligned}$ | RATIO OF OUTPUT CURRENT TO IOLCMax(\%) | $\begin{gathered} \mathrm{l}_{\text {OUT }}(\mathrm{mA}) \\ (\mathrm{MC}=7, \text { typical }) \end{gathered}$ | $\begin{gathered} \mathrm{I}_{\text {OUT }}(\mathrm{mA}) \\ (\mathrm{MC}=0, \text { typical }) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BINARY | DECIMAL | HEX |  |  |  |  |
| 0000000 | 0 | 00 | 7F | 10.0 | 3.19 | 0.32 |
| 0000001 | 1 | 01 | 7F | 10.7 | 3.42 | 0.34 |
| 0000010 | 2 | 02 | 7F | 11.4 | 3.64 | 0.37 |
| - | - | - | - | - | - | - |
| 1111101 | 125 | 7D | 7F | 98.6 | 31.5 | 3.15 |
| 1111110 | 126 | 7E | 7F | 99.3 | 31.7 | 3.18 |
| 1111111 | 127 | 7F | 7F | 100.0 | 31.9 | 3.20 |

(1) $X=R, G$, or $B$.
(2) $\mathrm{X}=\mathrm{R}, \mathrm{G}$, or $\mathrm{B} . \mathrm{n}=0$ to 15 .

### 8.4.4 Grayscale (GS) Function (PWM Control)

The TLC5955 can adjust the brightness of each output channel using a pulse width modulation (PWM) control scheme. The architecture of 16 bits per channel results in 65,536 brightness steps, from $0 \%$ up to $100 \%$ brightness.
The PWM operation for OUT $n$ is controlled by a 16-bit grayscale (GS) counter. The GS counter increments on each GS reference clock (GSCLK) rising edge. The GS counter resets to 0000h when the LAT rising signal for a GS data write is input with the display timing reset mode enabled.
The TLC5955 has two types of PWM control: conventional PWM control and enhanced spectrum (ES) PWM control. The conventional PWM control can be selected when the ESPWM bit in the control data latch is 0 . The ES PWM control is selected when the ESPWM bit is 1 . The conventional PWM control should be selected for multiplexing a drive. The ES-PWM control should be selected for a static drive.
The on-time (tout_on) of each output (OUTn) can be calculated by Equation 2.
$\mathrm{t}_{\text {OUT_on }}(\mathrm{ns})=\mathrm{t}_{\text {GSCLK }}(\mathrm{ns}) \times \mathrm{GSXn}$
where:

- TGSCLK = one GS clock period,
- $G S X n=$ the programmed GS value for OUTXn (GSXn $=0 \mathrm{~d}$ to 65535 d ),
- $\mathrm{X}=\mathrm{R}$, G , or B for the red, green, or blue color group, and
- $\mathrm{n}=0$ to 15 .

Table 11 summarizes the GS data values versus the output on-time duty cycle. When the device powers up, all OUTXn are forced off, the GS counter initializes to 0000 h , and the status remains the same until GS data are written. After that, each OUTXn on and off status can be controlled by GS data and GSCLK.

Table 11. Output Duty Cycle and On-Time versus GS Data

| GS DATA |  | ON-TIME DUTY (\%) | GS DATA |  | ON-TIME DUTY (\%) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DECIMAL | HEX |  | DECIMAL | HEX |  |
| 0 | 0 | 0 | 32768 | 8000 | 50.000 |
| 1 | 1 | 0.002 | 32769 | 8001 | 50.002 |
| 2 | 2 | 0.003 | 32770 | 8002 | 50.003 |
| 3 | 3 | 0.005 | 32771 | 8003 | 50.005 |
| - | - | - | - | - | - |
| 8191 | 1FFF | 12.498 | 40959 | 9FFF | 62.498 |
| 8192 | 2000 | 12.500 | 40960 | A000 | 62.500 |
| 8193 | 2001 | 12.502 | 40961 | A001 | 62.502 |
| - | - | - | - | - | - |
| 16381 | 3FFD | 24.996 | 49149 | BFFD | 74.995 |
| 16382 | 3FFE | 24.997 | 49150 | BFFE | 74.997 |
| 16383 | 3FFF | 24.998 | 49151 | BFFF | 74.998 |
| 16384 | 4000 | 25.000 | 49152 | C000 | 75.000 |
| 16385 | 4001 | 25.002 | 49153 | C001 | 75.002 |
| 16386 | 4002 | 25.003 | 49154 | C002 | 75.003 |
| 16387 | 4003 | 25.005 | 49155 | C003 | 75.005 |
| - | - | - | - | - | - |
| 24575 | 5FFF | 37.498 | 57343 | DFFF | 87.498 |
| 24576 | 6000 | 37.500 | 57344 | E000 | 87.500 |
| 24577 | 6001 | 37.502 | 57345 | E001 | 87.502 |
| - | - | - | - | - | - |
| 32765 | 7FFD | 49.995 | 65533 | FFFD | 99.995 |
| 32766 | 7FFE | 49.997 | 65534 | FFFE | 99.997 |
| 32767 | 7FFF | 49.998 | 65535 | FFFF | 99.998 |

### 8.4.4.1 Conventional PWM Control

The first GS clock rising edge increments the GS counter by one and switches on all outputs with a non-zero GS value programmed into the GS data latch. Each additional GS clock rising edge increases the corresponding GS counter by one.

The GS counter keeps track of the number of clock pulses from the respective GS clock inputs. Each output stays on while the counter is less than or equal to the programmed GS value. Each output turns off at the GS counter value rising edge when the counter becomes greater than the output GS latch value. Figure 27 illustrates the conventional PWM operation.


Figure 27. Conventional PWM Operation

### 8.4.4.2 Enhanced Spectrum (ES) PWM Control

In this PWM control, the total display period is divided into 128 display segments. The total display period is the time from the first GS clock (GSCLK) to the 65,536 th GSCLK input. Each display segment has a maximum of 512 GSCLKs. The OUTXn on-time changes, depending on the 16 -bit GS data. Refer to Table 12 for the sequence of information and to Figure 28 for the timing information.

## Table 12. ES PWM Drive Turn On-Time Length

| GS DATA |  | OUT $n$ DRIVER OPERATION |
| :---: | :---: | :---: |
| DECIMAL | HEX |  |
| 0 | 0000h | Does not turn on |
| 1 | 0001h | Turns on for one GSCLK period in the first display segment |
| 2 | 0002h | Turns on for one GSCLK period in the first and 65th display segments |
| 3 | 0003h | Turns on for one GSCLK period in the first, 65th, and 33rd display segments |
| 4 | 0004h | Turns on for one GSCLK period in the first, 65th, 33rd, and 97th display segments |
| 5 | 0005h | Turns on for one GSCLK period in the first, 65th, 33rd, 97th, and 17th display segments |
| 6 | 0006h | Turns on for one GSCLK period in the first, 65th, 33rd, 97th, 17th, and 81st display segments |
| - | - | The number of display segments where OUT $n$ is turned on for one GSCLK is incremented by increasing GS data in the following order: $\begin{aligned} & 1>65>33>97>17>81>49>113>9>73>41>105>25>89>57>121>5>69>37>101>21>85> \\ & 53>117>13>77>45>109>29>93>61>125>3>67>35>99>19>83>51>115>11>75>43> \\ & 107>27>91>59>123>7>71>39>103>23>87>55>119>15>79>47>111>31>95>63>127> \\ & 2>66>34>98>18>82>50>114>10>74>42>106>26>90>58>122>6>70>38>102>22>86 \\ & >54>118>14>78>46>110>30>94>62>126>4>68>36>100>20>84>52>116>12>76>44 \\ & >108>28>92>60>124>8>72>40>104>24>88>56>120>16>80>48>112>32>96>64> \\ & 128 . \end{aligned}$ |
| 127 | 007Fh | Turns on for one GSCLK period in the first to 127th display segments, but does not turn on in the 128th display segment |
| 128 | 0080h | Turns on for one GSCLK period in all display segments (first to 128th) |
| 129 | 0081h | Turns on for two GSCLK periods in the first display period and for one GSCLK period in all other display periods |
| - | - | The number of display segments where OUT $n$ is turned on for one GSCLK is incremented by increasing GS data in the following order: $\begin{aligned} & 1>65>33>97>17>81>49>113>9>73>41>105>25>89>57>121>5>69>37>101>21>85> \\ & 53>117>13>77>45>109>29>93>61>125>3>67>35>99>19>83>51>115>11>75>43> \\ & 107>27>91>59>123>7>71>39>103>23>87>55>119>15>79>47>111>31>95>63>127> \\ & 2>66>34>98>18>82>50>114>10>74>42>106>26>90>58>122>6>70>38>102>22>86 \\ & >54>118>14>78>46>110>30>94>62>126>4>68>36>100>20>84>52>116>12>76>44 \\ & >108>28>92>60>124>8>72>40>104>24>88>56>120>16>80>48>112>32>96>64> \\ & 128 \text {. } \end{aligned}$ |
| 255 | 00FFh | Turns on for two GSCLK periods in the first to 127th display segments and turns on one GSCLK period in the 128th display segment |
| 256 | 0100h | Turns on for two GSCLK periods in all display segments (first to 128th) |
| 257 | 0101h | Turns on for three GSCLK periods in the first display segments and for two GSCLK periods in all other display segments |
| - | - | The number of display segments where OUT $n$ is turned on for one GSCLK is incremented by increasing GS data in the following order: $\begin{aligned} & 1>65>33>97>17>81>49>113>9>73>41>105>25>89>57>121>5>69>37>101>21>85> \\ & 53>117>13>77>45>109>29>93>61>125>3>67>35>99>19>83>51>115>11>75>43> \\ & 107>27>91>59>123>7>71>39>103>23>87>55>119>15>79>47>111>31>95>63>127> \\ & 2>66>34>98>18>82>50>114>10>74>42>106>26>90>58>122>6>70>38>102>22>86 \\ & >54>118>14>78>46>110>30>94>62>126>4>68>36>100>20>84>52>116>12>76>44 \\ & >108>28>92>60>124>8>72>40>104>24>88>56>120>16>80>48>112>32>96>64> \\ & 128 . \end{aligned}$ |
| 65479 | FEFFh | Turns on for 511 GSCLK periods in the first to 127th display segments, but only turns on for 510 GSCLK periods in the 128th display segment |
| 65480 | FF00h | Turns on for 511 GSCLK periods in all display segments (first to 128th) |
| 65481 | FF01h | Turns on for 512 GSCLK periods in the first display period and for 511 GSCLK periods in the second to 128th display segments |
| - | - | - |
| 65534 | FFFEh | Turns on for 512 GSCLK periods in the first to 63rd and 65th to 127th display segments; also turns on for 511 GSCLK periods in the 64th and 128th display segments |
| 65535 | FFFFh | Turns on for 512 GSCLK periods in the first to 127th display segments but only turns on for 511 GSCLK periods in the 128th display segment |

TLC5955
www.ti.com

$($ GS Data $=$ FFFFh $)$
Figure 28. ES PWM Operation

### 8.4.4.3 Auto Display Repeat Function

This function can repeat the total display period as long as GSCLK is present, as shown in Figure 29. This function is switched on or off by the content of the DSPRPT bit in the control data latch.

When the DSPRPT bit is 1 , auto display repeat is enabled and the entire display period repeats. When the DSPRPT bit is 0 , auto display repeat is disabled and the entire display period only executes one time after a LAT signal rising edge is input for GS data writes when the display timing reset is enabled.


Figure 29. Auto Display Repeat Function

### 8.4.4.4 Display Timing Reset Function

The display timing reset function allows initializing the display timing with a LAT rising edge. This function can be switched on or off with the TMGRST bit in the control data latch. When the TMGRST bit is 1 , the GS counter is reset to 0 and all outputs are forced off at the LAT rising edge for a GS data write. Furthermore, the 768 -bit GS data latch is updated with the data from the common shift register and the 336-bit DC data latch is updated with the DC data in the 371 -bit control data latch. When the TMGRST bit is 0 , the GS counter is not reset and the outputs are not forced off, even if a LAT rising edge is input. A timing diagram for this function is shown in Figure 30.


Figure 30. Display Timing Reset Function (DSPRPT $=1$, TMGRST $=1$, and RFRESH $=0$ )

### 8.4.4.5 Auto Data Refresh Function

This function delays updating the grayscale (GS) and dot correction (DC) data until the end of one entire display period. If both DC data and GS data are written by the end of an entire display period, the input DC data are held in the control data latch and the GS data are held in the common shift register. Both DC and GS data are copied to the 336 -bit DC data latch and 768 -bit GS data latch at the end of an entire display period. The data latches are used for the next display period. GS data are directly copied from the common shift register to the GS data latch. Therefore, GS data must be written after the DC data are written. Furthermore, the GS data in the common shift resistor must not be changed until all data are copied to the GS data latch. Figure 31 and Figure 32 show timing diagrams for this function.


Figure 31. Auto Data Refresh Function 1 (DSPRPT $=1$, TMGRST $=0$, and RFRESH $=1$ )

TLC5955
www.ti.com


Figure 32. Auto Data Refresh Function 2 (DSPRPT $=1$, TMGRST $=0$, and RFRESH $=0$ )

## 9 Applications and Implementation

### 9.1 Application Information

The device is a 48 -channel, constant sink current, LED driver. This device is typically connected in series to drive many LED lamps with only a few controller ports. Output current control data and PWM control data can be written from the SIN input terminal. The PWM timing reference clock can be supplied from the GSCLK input terminal. Also, the LED open and short error flag can be read out from the SOUT output terminal. Furthermore, the device maximum GSCLK clock frequency is 33 MHz and can reduce flickering discernable by the human eye.

### 9.2 Typical Application

### 9.2.1 Daisy-Chain Application

In this application, the device VCC and LED lamp anode voltages are supplied from different power supplies.


Figure 33. Multiple Daisy-Chained TLC5955 Devices

### 9.2.1.1 Design Requirements

For this design example, use the following as the input parameters.
Table 13. Design Parameters

| DESIGN PARAMETER | EXAMPLE VALUE |
| :---: | :---: |
| VCC input voltage range | 3.0 V to 5.5 V |
| LED lamp ( $\mathrm{V}_{\mathrm{LED}}$ ) input voltage range | Maximum LED forward voltage $\left(\mathrm{V}_{\mathrm{F}}\right)+0.3 \mathrm{~V}(\mathrm{knee}$ voltage) |
| SIN, SCLK, LAT, and GSCLK voltage range | Low level $=\mathrm{GND}$, High level $=\mathrm{VCC}$ |

### 9.2.1.2 Detailed Design Procedure

### 9.2.1.2.1 Step-by-Step Design Procedure

To begin the design process, a few parameters must be decided upon. The designer needs to know the following:

- Maximum output constant-current value for each color LED ramp.
- Maximum LED forward voltage ( $\mathrm{V}_{\mathrm{F}}$ ).
- Current ratio of red, green, and blue LED lamps for the best white balance.
- Are the auto display repeat function, display timing reset function, or auto data refresh function used?
- Which PWM control method is used: ES-PWM or conventional PWM?
- Is the LED short detect (LSD) function used? If so, which detection level ( $70 \%$ VCC or $90 \%$ VCC) is used?


### 9.2.1.2.2 Maximum Current (MC) Data

There are a total of nine bits of MC data for the red, green, and blue LED ramp. Select the MC data to be greater than each LED ramp current and write the data with other control data.

### 9.2.1.2.3 Global Brightness Control (BC) Data

There are a total of three sets of 7-bit BC data for the red, green, and blue LED ramp. Select the BC data for the best white balance of the red, green, and blue LED ramp and write the data with other control data.

### 9.2.1.2.4 Dot Correction (DC) Data

There are a total of 48 sets of 7-bit DC data for each current adjustment. Select the DC data for the best uniformity of each color LED ramp and write the data with other control data.

### 9.2.1.2.5 Grayscale (GS) Data

There are a total of 48 sets of 16 -bit GS data for the PWM control of each output. Select the GS data of the LED ramp intensity and color control and write the data with other GS data.

### 9.2.1.2.6 Other Control Data

There are five bits control data to set the function mode for the auto display repeat, display timing reset, auto data refresh, ES-PWM, and LSD functions explained in the Device Functional Modes section. Write the 5-bit control data for the appropriate operation of the display system with MC, BC, and DC data as the control data.

### 9.2.1.3 Application Curves

One LED connected to each output.

| TMGRST, RFRESH, ESPWM, LSDVLT $=0$ <br> Figure 34. Output Waveform Immediately After First GS Data Latch Input (GSXn = 0001h) |  <br> TMGRST, RFRESH, ESPWM, LSDVLT $=0$ <br> Figure 35. Output Waveform Immediately After First GS Data Latch Input (GSXn = 7FFFh) |
| :---: | :---: |

## 10 Power Supply Recommendations

The $\mathrm{V}_{\mathrm{Cc}}$ power-supply voltage should be well regulated. An electrolytic capacitor must be used to reduce the voltage ripple to less than $5 \%$ of the input voltage. Furthermore, the $\mathrm{V}_{\text {LED }}$ voltage should be set to the voltage calculated by Equation 3:
$\mathrm{V}_{\text {LED }} \geq$ LED $\mathrm{V}_{\mathrm{F}} \times$ Number of LED Lamps Connected in Series +0.3 V ( 20 mA for Constant-Current Example)
where:

- $\mathrm{V}_{\mathrm{F}}=$ Forward voltage

Because the total current of the constant-current output is large, some electrolytic capacitors must be used to prevent the OUTX $n$ terminal voltage from dropping lower than the calculated voltage from Equation 3.

## 11 Layout

### 11.1 Layout Guidelines

1. Place the decoupling capacitor near the VCC and GND terminals.
2. Route the GND pattern as widely as possible for large GND currents. Maximum GND current is approximately 1.53 A .
3. Routing between the LED cathode side and the device OUTXn should be as short and straight as possible to reduce wire inductance.
4. The PowerPAD must be connected to the GND layer because the pad is not internally connected to GND and should be connected to a heat sink layer to reduce device temperature.

### 11.2 Layout Example

$$
\begin{array}{cl}
\mathrm{O} & \text { Via } \\
& \text { Top-Side PCB Pattern } \\
\text { ᄃ-I } & \text { Bottom-Side PCB Pattern }
\end{array}
$$



Figure 36. Layout Example

## 12 Device and Documentation Support

### 12.1 Device Support

### 12.1.1 Development Support

For the LED driver solution, go to www.ti.com/solution/lighting_signage.

### 12.2 Documentation Support

### 12.2.1 Related Documentation

For related documentation see the following:

- PowerPAD ${ }^{\text {TM }}$ Thermally Enhanced Package Application Report, SLMA002


### 12.3 Trademarks

All trademarks are the property of their respective owners.

### 12.4 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.5 Glossary

SLYZ022 - TI Glossary.
This glossary lists and explains terms, acronyms and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TLC5955DCA | ACTIVE | HTSSOP | DCA | 56 | 35 | Green (RoHS \& no Sb/Br) | NIPDAU | Level-3-260C-168 HR | -40 to 85 | TLC5955 | Samples |
| TLC5955DCAR | ACTIVE | HTSSOP | DCA | 56 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | NIPDAU | Level-3-260C-168 HR | -40 to 85 | TLC5955 | Samples |
| TLC5955RTQR | ACTIVE | QFN | RTQ | 56 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | NIPDAU | Level-3-260C-168 HR | -40 to 85 | TLC5955 | Samples |
| TLC5955RTQT | ACTIVE | QFN | RTQ | 56 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | NIPDAU | Level-3-260C-168 HR | -40 to 85 | TLC5955 | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption
Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION


*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> $\mathbf{W 1}(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TLC5955DCAR | HTSSOP | DCA | 56 | 2000 | 330.0 | 24.4 | 8.6 | 15.6 | 1.8 | 12.0 | 24.0 | Q1 |
| TLC5955RTQR | QFN | RTQ | 56 | 2000 | 330.0 | 16.4 | 8.3 | 8.3 | 1.1 | 12.0 | 16.0 | Q2 |
| TLC5955RTQT | QFN | RTQ | 56 | 250 | 180.0 | 16.4 | 8.3 | 8.3 | 1.1 | 12.0 | 16.0 | Q2 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TLC5955DCAR | HTSSOP | DCA | 56 | 2000 | 350.0 | 350.0 | 43.0 |
| TLC5955RTQR | QFN | RTQ | 56 | 2000 | 367.0 | 367.0 | 38.0 |
| TLC5955RTQT | QFN | RTQ | 56 | 250 | 210.0 | 185.0 | 35.0 |

DCA (R-PDSO-G56) PowerPAD ${ }^{\text {TM }}$ PLASTIC SMALL-OUTLINE


NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15 .
D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.t.coll <http: //www.ti.com>.
E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
F. Falls within JEDEC MO-153
DCA (R-PDSO-G56) PowerPAD ${ }^{\text {TM }}$ PLASTIC SMALL OUTLINE

## THERMAL INFORMATION

This PowerPAD ${ }^{\text {TM }}$ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.
The exposed thermal pad dimensions for this package are shown in the following illustration.


Top View

Exposed Thermal Pad Dimensions

NOTE: A. All linear dimensions are in millimeters
B. Keep-out features are identified to prevent board routing interference.

These exposed metal features may vary within the identified area or completely absent on some devices.

## PowerPAD is a trademark of Texas Instruments.

DCA (R-PDSO-G56)


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http: //www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a $50 \%$ volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.


Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


NOTES: (continued)
4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. it is recommended thar vias under paste be filled, plugged or tented.


NOTES: (continued)
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Tl grants you permission to use these resources only for development of an application that uses the Tl products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify Tl and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.
Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.

