SGDS017 - FEBRUARY 2002

- Q Devices Meet Automotive Performance Requirements
- Customer-Specific Configuration Control Can Be Supported Along With Major-Change Approval
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Operating Range 2-V to 5.5-V V_{CC}
- Latch-Up Performance Exceeds 250 mA Per JESD 17

₂₀]] V_{CC} 1OE 1A1 🛮 2 19 2OE 2Y4 🛮 3 18 ¶ 1Y1 1A2 [] 4 17 2A4 2Y3 ∏ 5 16 ¶ 1Y2 1A3 **6** 15 2A3 2Y2 🛮 7 14 1 1Y3 13 2A2 1A4 **∏** 8 2Y1 **∏** 9 12 1Y4 GND 10 11 2A1

DW OR PW PACKAGE

(TOP VIEW)

description

This octal buffer/driver is designed specifically to improve the performance and density of 3-state memory-address drivers, clock drivers, and bus-oriented receivers and transmitters.

The SN74AHC244Q is organized as two 4-bit buffers/line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

TA	PACKA	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 125°C	SOIC - D	Tape and reel	SN74AHC244QDWR	AHC244Q
	TSSOP – PW	Tape and reel	SN74AHC244QPWR	HA244Q

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE (each 4-bit buffer/driver)

INP	JTS	OUTPUT
OE	Α	Y
L	Н	Н
L	L	L
Н	Χ	Z




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments.




logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Output voltage range, V _O (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{ K }(V_{ C } < 0)$	–20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ _{JA} (see Note 2): DW package	58°C/W
PW package	83°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SGDS017 - FEBRUARY 2002

recommended operating conditions (see Note 3)

			MIN	MAX	UNIT	
VCC	Supply voltage		2	5.5	V	
		V _{CC} = 2 V	1.5			
ViH	High-level input voltage	V _{CC} = 3 V	2.1		V	
		$V_{CC} = 5.5 \text{ V}$	3.85			
		V _{CC} = 2 V		0.5		
VIL	Low-level input voltage	$V_{CC} = 3 V$		0.9	V	
		$V_{CC} = 5.5 \text{ V}$		1.65		
٧ı	Input voltage		0	5.5	V	
٧o	Output voltage		0	VCC	V	
	V _{CC} = 2 V			-50	μΑ	
ІОН	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4	mΛ	
		$V_{CC} = 5 V \pm 0.5 V$		-8	mA	
		V _{CC} = 2 V		50	μΑ	
lOL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4	A	
		$V_{CC} = 5 V \pm 0.5 V$		8	mA	
A+/A>r	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100	ns/V	
Δt/Δv	Input transition rise or fall rate $V_{CC} = 5 \text{ V} \pm 0.5$			20	113/ V	
TA	Operating free-air temperature		-40	125	°C	

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	T,	Δ = 25°C	;	MIN	MAX	UNIT
PARAMETER	TEST CONDITIONS	vcc	MIN	TYP	MAX	IVIIIV	WAX	UNII
		2 V	1.9	2		1.9		
	$I_{OH} = -50 \mu A$	3 V	2.9	3		2.9		
Voн		4.5 V	4.4	4.5		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		
	$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.8		
		2 V			0.1		0.1	
	$I_{OL} = 50 \mu A$	3 V			0.1		0.1	
V _{OL}		4.5 V			0.1		0.1	V
	$I_{OL} = 4 \text{ mA}$	3 V			0.36		0.5	
	I _{OL} = 8 mA	4.5 V			0.36		0.5	
lį	V _I = 5.5 V or GND	0 V to 5.5 V			±0.1		±1	μΑ
I _{OZ}	$V_O = V_{CC}$ or GND, $V_I (\overline{OE}) = V_{IL}$ or V_{IH}	5.5 V			±0.25		±2.5	μΑ
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40	μΑ
C _i	V _I = V _{CC} or GND	5 V		2	10			pF
Co	$V_O = V_{CC}$ or GND	5 V		3.5				pF



SN74AHC244Q OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

SGDS017 - FEBRUARY 2002

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	Τ _Α	(= 25°C	;	MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	IVIIIV	IVIAA	ONIT
^t PLH	А	Y	C _I = 15 pF		5.8	8.4	1	10	ns
^t PHL	A		CL = 15 pr		5.8	8.4	1	10	115
^t PZH	ŌĒ	Y	C _L = 15 pF		6.6	10.6	1	12.5	20
^t PZL	OE	ī	CL = 15 pr		6.6	10.6	1	12.5	ns
^t PHZ	ŌĒ	Y		5	9.7	1	11	ns	
tPLZ	OE	ī	C _L = 15 pF		5	9.7	1	11	113
^t PLH	А	Y	C ₁ = 50 pF		8.3	11.9	1	13.5	ns
^t PHL	A	ı	CL = 30 μ		8.3	11.9	1	13.5	115
^t PZH	ŌĒ	Y	C: - 50 pF		9.1	14.1	1	16	no
^t PZL	OE	ī	C _L = 50 pF		9.1	14.1	1	16	ns
^t PHZ	ŌĒ	Y	C: - 50 pF		10.3	14	1	16	20
t _{PLZ}	OE .	•	C _L = 50 pF		10.3	14	1	16	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	Τμ	չ = 25°C	;	MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	IVIIIV	WAX	UNIT
^t PLH	А	Y	C _I = 15 pF		3.9	5.5	1	6.5	ns
^t PHL	A	T T	OL = 15 pr		3.9	5.5	1	6.5	115
^t PZH	ŌĒ	Y	C _I = 15 pF		4.7	7.3	1	8.5	ns
^t PZL	OE	•	CL = 15 pr		4.7	7.3	1	8.5	115
^t PHZ	ŌĒ	<u>OE</u> Y C _L = 15 pF				7.2	1	8.5	ns
tPLZ	OE	•	OL = 13 pi		5	7.2	1	8.5	113
^t PLH	А	Y	C: - 50 pF		5.4	7.5	1	8.5	ns
^t PHL	A	T	C _L = 50 pF		5.4	7.5	1	8.5	115
^t PZH	ŌĒ	Y	C ₁ = 50 pF		6.2	9.3	1	10.5	nc
^t PZL	OE	•	CL = 30 μr		6.2	9.3	1	10.5	ns
^t PHZ	ŌĒ	Y	C: = 50 pE		6.7	9.2	1	10.5	nc
t _{PLZ}	OE .	•	C _L = 50 pF		6.7	9.2	1	10.5	ns

noise characteristics, $V_{CC} = 5 \text{ V}$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ (see Note 4)

	PARAMETER	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.5		٧
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.2		V
VOH(V)	Quiet output, minimum dynamic V _{OH}		4.8		٧
VIH(D)	High-level dynamic input voltage	3.5			٧
V _{IL(D)}	Low-level dynamic input voltage			1.5	V


NOTE 4: Characteristics are for surface-mount packages only.

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CO	ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	8.6	pF



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \ \Omega$, $t_f \leq 3 \ ns$, $t_f \leq 3 \ ns$.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms







6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AHC244QDWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM		AHC244Q	Samples
SN74AHC244QDWRG4Q1	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM		AHC244Q1	Samples
SN74AHC244QPWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA244Q	Samples
SN74AHC244QPWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM		HA244Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

6-Feb-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Oct-2019

TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
ľ	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

7 til difference are freminal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC244QDWRG4	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74AHC244QDWRG4Q 1	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74AHC244QPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74AHC244QPWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

www.ti.com 2-Oct-2019



*All dimensions are nominal

7 III GIITOTO GI O TIOTIII GI							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC244QDWRG4	SOIC	DW	20	2000	367.0	367.0	45.0
SN74AHC244QDWRG4Q1	SOIC	DW	20	2000	367.0	367.0	45.0
SN74AHC244QPWR	TSSOP	PW	20	2000	367.0	367.0	38.0
SN74AHC244QPWRG4	TSSOP	PW	20	2000	367.0	367.0	38.0

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated