

SBAS461A - JUNE 2009-REVISED NOVEMBER 2009

# Octal, 12-Bit, Low-Power, High-Voltage Output, Parallel Input DIGITAL-TO-ANALOG CONVERTER

Check for Samples: DAC7728

#### **FEATURES**

Bipolar Output: ±3V, up to ±16.5V Unipolar Output: 0V to +33V

RUMENTS

12-Bit Resolution

Low Power: 13.5mW/Ch

**Relative Accuracy: 1LSB Max** 

Flexible User Calibration

Low Zero/Gain Error: ±1 LSB Max

Low Glitch: 4nV-s Settling Time: 15µs

**Channel Monitor Output** Programmable Gain: x4, x6


**Programmable Offset** 

12-Bit Parallel Interface: 50MHz (Write Operation)

Packages: QFN-56 (8mm x 8mm), TQFP-64 (10mm x 10mm)

## **APPLICATIONS**

- **Automatic Test Equipment**
- **PLC and Industrial Process Control**
- Communications



#### DESCRIPTION

The DAC7728 is a low-power, octal, 12-bit digital-to-analog converter (DAC). With a reference, the output can either be a bipolar ±15V voltage when operating from a dual ±15.5V (or higher) power supply, or a unipolar 0V to +30V voltage when operating from a +30.5V power supply. With a 5.5V reference, the output can either be ±16.5V for a dual ±17V (or higher) power supply, or a unipolar 0V to +33V voltage when operating from a +33.5V (or higher) power supply. This DAC provides low-power operation, good linearity, and low glitch over the specified temperature range of -40°C to +105°C. This device is trimmed in manufacturing and has very low zero and full-scale error. In addition, user calibration can be performed over the entire signal chain. The output range can be offset by using the DAC Offset Register.

The DAC7728 features a standard, high-speed, 12-bit parallel interface that operates at up to 50MHz and is 1.8V, 3V, and 5V logic compatible, to communicate with a DSP or microprocessor. The eight DACs and the auxiliary registers are addressed with five address lines. The device features double-buffered interface logic. An asynchronous load input (LDAC) transfers data from the DAC data register to the DAC latch. The asynchronous  $\overline{\text{CLR}}$  input sets the output of all eight DACs to AGND. The V<sub>MON</sub> pin is a monitor output that connects to the individual analog outputs, the offset DAC, and the reference buffer outputs through a multiplexer (mux).

The DAC7728 is pin-to-pin compatible with the DAC8728 (16-bit) and the DAC8228 (14-bit).

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### ORDERING INFORMATION(1)

PRODUCT	RELATIVE ACCURACY (LSB)	DIFFERENTIAL LINEARITY (LSB)	PACKAGE- LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING
DAC7728	±1	±1	QFN-56	RTQ	-40°C to +105°C	DAC7728
DACTIZO	±1	±1	TQFP-64	PAG	-40°C to +105°C	DAC7728

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this data sheet, or see the TI website at www.ti.com.

# **ABSOLUTE MAXIMUM RATINGS**(1)

Over operating free-air temperature range (unless otherwise noted).

			DAC7728	UNIT
AV <sub>DD</sub> to AV <sub>SS</sub>		-0.3 to 38	V	
AV <sub>DD</sub> to AGND			-0.3 to 38	V
AV <sub>SS</sub> to AGND, DGND			-19 to 0.3	V
DV <sub>DD</sub> to DGND			-0.3 to 6	V
IOV <sub>DD</sub> to DGND			-0.3 to DV <sub>DD</sub> + 0.3	V
AGND to DGND			-0.3 to 0.3	V
Digital input voltage to DO	GND		-0.3 to IOV <sub>DD</sub> + 0.3	V
V <sub>OUT</sub> -x, V <sub>MON</sub> to AV <sub>SS</sub>			-0.3 to AV <sub>DD</sub> + 0.3	V
REF-A, REF-B to AGND			-0.3 to DV <sub>DD</sub>	V
BUSY, GPIO to DGND			-0.3 to IOV <sub>DD</sub> + 0.3	V
Maximum current from V <sub>MON</sub>			3	mA
Operating temperature rai	nge		-40 to +105	°C
Storage temperature rang	е		-65 to +150	°C
Maximum junction temper	ature (T <sub>J</sub> max)		+150	°C
	Human body model (HBM)		4	kV
CCD rotings	Charged device model (CDM)	TQFP	1000	V
ESD ratings	Charged device model (CDM)	QFN	500	V
	Machine model (MM)		200	V
	lungtion to ambient A	TQFP	55	°C/W
Thormal impodance	Junction-to-ambient, $\theta_{JA}$	QFN	21.7	°C/W
Thermal impedance	lunction to cook 0	TQFP	21	°C/W
	Junction-to-case, $\theta_{JC}$	QFN	20.4	°C/W
Power dissipation	Power dissipation			W

<sup>(1)</sup> Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

Submit Documentation Feedback

Copyright © 2009, Texas Instruments Incorporated

### **ELECTRICAL CHARACTERISTICS: Dual-Supply**

All specifications at  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $AV_{DD} = +16.5V$ ,  $AV_{SS} = -16.5V$ ,  $DV_{DD} = +5V$ , REF-A and REF-B = +5V, gain = 6, AGND-x = DGND = 0V, and Offset DAC A and Offset DAC B are at default values<sup>(1)</sup>, unless otherwise noted.

		D			
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
STATIC PERFORMANCE					
Resolution		12			Bits
Linearity error	Measured by line passing through codes 000h and FFFh			±1	LSB
Differential linearity error	Measured by line passing through codes 000h and FFFh			±1	LSB
Bipolar zero error	T <sub>A</sub> = +25°C, gain = 4 or 6, code = 800h			±1	LSB
Bipolar zero error TC	Gain = 4 or 6, code = 800h		±0.5	±2	ppm FSR/°C
Zero-code error	T <sub>A</sub> = +25°C, gain = 4 or 6, code = 000h			±1	LSB
Zero-code error TC	Gain = 4 or 6, code = 000h		±0.5	±3	ppm FSR/°C
Gain error	T <sub>A</sub> = +25°C, gain = 4 or 6			±1	LSB
Gain error TC	Gain = 4 or 6		±1	±3	ppm FSR/°C
Full-scale error	T <sub>A</sub> = +25°C, gain = 4 or 6, code = FFFh			±1	LSB
Full-scale error TC	Gain = 4 or 6, code = FFFh		±0.5	±3	ppm FSR/°C
DC crosstalk <sup>(2)</sup>	Measured channel at code = 800h, full-scale change on any other channel		0.05		LSB

<sup>(1)</sup> Offset DAC A and Offset DAC B are trimmed in manufacturing to minimize the error for symmetrical output. The default value may vary no more than ±1 LSB from the nominal number listed in Table 8. These pins are not intended to drive an external load, and must not be connected during dual-supply operation.

Product Folder Link(s): DAC7728

<sup>(2)</sup> The DAC outputs are buffered by op amps that share common AV<sub>DD</sub> and AV<sub>SS</sub> power supplies. DC crosstalk indicates how much dc change in one or more channel outputs may occur when the dc load current changes in one channel (because of an update). With high-impedance loads, the effect is virtually immeasurable. Multiple  $AV_{DD}$  and  $AV_{SS}$  terminals are provided to minimize dc crosstalk.



All specifications at  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $AV_{DD} = +16.5V$ ,  $AV_{SS} = -16.5V$ ,  $DV_{DD} = +5V$ , REF-A and REF-B = +5V, gain = 6, AGND-x = DGND = 0V, and Offset DAC A and Offset DAC B are at default values <sup>(1)</sup>, unless otherwise noted.

		D			
PARAMETER	CONDITIONS	MIN TYP MAX		UNIT	
ANALOG OUTPUT (V <sub>OUT</sub> -0 to V	<sub>'OUT</sub> -7) <sup>(3)</sup>				
\/-\t-=(4)	V <sub>REF</sub> = +5V	-15		+15	V
voltage output	V <sub>REF</sub> = +1.5V	-4.5		+4.5	V
Output impedance	Code = 800h			0.5	Ω
Short-circuit current <sup>(5)</sup>			±10		mA
Load current	See Figure 37		±3		mA
	T <sub>A</sub> = +25°C, Device operating for 500 hours, full-scale output		3.4		ppm of FSR
Output voltage drift vs time	T <sub>A</sub> = +25°C, Device operating for 1000 hours, full-scale output		4.3		ppm of FSR
Capacitive load stability				500	pF
Settling time	To 0.03% of FSR, $C_L = 200 pF,  R_L = 10 k\Omega,$ code from 000h to FFFh and FFFh to 000h				
	To 1 LSB, $C_L$ = 200pF, $R_L$ = 10k $\Omega$ , code from 000h to FFFh and FFFh to 000h	15			μs
	To 1 LSB, $C_L$ = 200pF, $R_L$ = 10k $\Omega$ , code from 7C0h to 840h and 840h to 7C0h		6		μs
Slew rate (6)			6		V/µs
Power-on delay <sup>(7)</sup>	From $IOV_{DD} \ge +1.8V$ and $DV_{DD} \ge +2.7V$ to $\overline{CS}$ low		200		μs
Power-down recovery time			50		μs
Digital-to-analog glitch <sup>(8)</sup>	Code from 7FFh to 800h and 800h to 7FFh		4		nV-s
Glitch impulse peak amplitude	Code from 7FFh to 800h and 800h to 7FFh		5		mV
Channel-to-channel isolation (9)	$V_{REF} = 4V_{PP}, f = 1kHz$		88		dB
DAG 4- DAG(10)	DACs in the same group		10		nV-s
DAC-to-DAC crosstalk(10)	DACs among different groups		1		nV-s
Digital crosstalk <sup>(11)</sup>			1		nV-s
Digital feedthrough <sup>(12)</sup>			1		nV-s
	T <sub>A</sub> = +25°C at 10kHz, gain = 6		200		nV/√ <del>Hz</del>
ort-circuit current (6) and current tput voltage drift vs time pacitive load stability  ttling time  ew rate (6) wer-on delay (7) wer-down recovery time gital-to-analog glitch (8) tch impulse peak amplitude annel-to-channel isolation (9) C-to-DAC crosstalk (10) gital crosstalk (11) gital feedthrough (12)	$T_A = +25$ °C at 10kHz, gain = 4		130		nV/√ <del>Hz</del>
	0.1Hz to 10Hz, gain = 6		20	#15	$\mu V_{PP}$
Power-supply rejection (13)	$AV_{DD} = \pm 15.5V$ to $\pm 16.5V$		0.05		LSB

- (3) Specified by design.
- (4) The analog output range of V<sub>OUT</sub>-0 to V<sub>OUT</sub>-7 is equal to (6 × V<sub>REF</sub> 5 × OUTPUT\_OFFSET\_DAC) for gain = 6. The maximum value of the analog output must not be greater than (AV<sub>DD</sub> 0.5V), and the minimum value must not be less than (AV<sub>SS</sub> + 0.5V). All specifications are for a ±16.5V power supply and a ±15V output, unless otherwise noted.
- (5) When the output current is greater than the specification, the current is clamped at the specified maximum value.
- (6) Slew rate is measured from 10% to 90% of the transition when the output changes from 0 to full-scale.
- (7) Power-on delay is defined as the time from when the supply voltages reach the specified conditions to when  $\overline{\text{CS}}$  goes low, for valid digital communication.
- (8) Digital-to-analog glitch is defined as the amount of energy injected into the analog output at the major code transition. It is specified as the area of the glitch in nV-s. It is measured by toggling the DAC register data between 7FFh and 800h in straight binary format.
- (9) Channel-to-channel isolation refers to the ratio of the signal amplitude at the output of one DAC channel to the amplitude of the sinusoidal signal on the reference input of another DAC channel. It is expressed in dB and measured at midscale.
- (10) DAC-to-DAC crosstalk is the glitch impulse that appears at the output of one DAC as a result of both the full-scale digital code and subsequent analog output change at another DAC. It is measured with LDAC tied low and expressed in nV-s.
- (11) Digital crosstalk is the glitch impulse transferred to the output of one converter as a result of a full-scale code change in the DAC input register of another converter. It is measured when the DAC output is not updated, and is expressed in nV-s.
- (12) Digital feedthrough is the glitch impulse injected to the output of a DAC as a result of a digital code change in the DAC input register of the same DAC. It is measured with the full-scale digital code change without updating the DAC output, and is expressed in nV-s.
- (13) The output must not be greater than  $(AV_{DD} 0.5V)$  and not less than  $(AV_{SS} + 0.5V)$ .

# **ELECTRICAL CHARACTERISTICS: Dual-Supply (continued)**

All specifications at  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $AV_{DD} = +16.5V$ ,  $AV_{SS} = -16.5V$ ,  $DV_{DD} = +5V$ , REF-A and REF-B = +5V, gain = 6, AGND-x = DGND = 0V, and Offset DAC A and Offset DAC B are at default values (1), unless otherwise noted.

		DAC		
PARAMETER	CONDITIONS	MIN	UNIT	
OFFSET DAC OUTPUT(14) (15)		<u> </u>	<u>'</u>	
Voltage output	$V_{REF} = +5V$	0	5	V
Full-scale error	$T_A = +25$ °C		±0.25	LSB
Zero-code error	$T_A = +25$ °C		±0.25	LSB
Linearity error			±0.5	LSB
Differential linearity error			±1	LSB
ANALOG MONITOR PIN (V <sub>MON</sub> )		<u> </u>	<u>'</u>	
Output impedance <sup>(16)</sup>	$T_A = +25$ °C		2000	Ω
Three-state leakage current			100	nA
REFERENCE INPUT		1	<u> </u>	
Reference input voltage range <sup>(17)</sup>		1.0	5.5	V
Reference input dc impedance			10	МΩ
Reference input capacitance			10	pF
DIGITAL INPUT <sup>(14)</sup>		<u> </u>		
	$IOV_{DD} = +4.5V \text{ to } +5.5V$	3.8	0.3 + IOV <sub>DD</sub>	V
High-level input voltage, VIH	$IOV_{DD} = +2.7V \text{ to } +3.3V$	2.3	0.3 + IOV <sub>DD</sub>	V
	IOV <sub>DD</sub> = +1.7V to +2.0V	1.5	0.3 + IOV <sub>DD</sub>	V
	IOV <sub>DD</sub> = +4.5V to +5.5V	-0.3	0.8	V
Low-level input voltage, V <sub>IL</sub>	$IOV_{DD} = +2.7V \text{ to } +3.3V$	-0.3	0.6	V
	IOV <sub>DD</sub> = +1.7V to +2.0V	-0.3	0.3	V
	CLR, LDAC, RST, A0 to A4, R/W, and CS		±1	μA
nput current	USB/BTC, RSTSEL, and D0 to D11		±5	μA
	CLR, LDAC, RST, A0 to A4, R/W, and CS		5	pF
Input capacitance	USB/BTC, RSTSEL, and D0 to D11		12	pF
	GPIO		14	pF
DIGITAL OUTPUT <sup>(14)</sup>		<del>'</del>		
High-level output voltage, V <sub>OH</sub>	$IOV_{DD}$ = +2.7V to +5.5V, sourcing 1mA	IOV <sub>DD</sub> - 0.4	$IOV_DD$	V
(D0 to D11)	IOV <sub>DD</sub> = +1.8V, sourcing 200μA	1.6	IOV <sub>DD</sub>	V
Low-level output voltage, V <sub>OI</sub> (D0	$IOV_{DD} = +2.7V$ to +5.5V, sinking 1mA	0	0.4	V
to D11, BUSY, and GPIO)	$IOV_{DD} = +1.8V$ , sinking 200 $\mu$ A	0	0.2	V
High-impedance leakage current	D0 to D11, BUSY, and GPIO		±5	μA
High-impedance output capacitance	BUSY and GPIO		14	pF

<sup>(14)</sup> Specified by design.

Product Folder Link(s): DAC7728

<sup>(15)</sup> Offset DAC A and Offset DAC B are trimmed in manufacturing to minimize the error for symmetrical output. The default value may vary no more than ±1 LSB from the nominal number listed in Table 8. These pins are not intended to drive an external load, and must not be connected during dual-supply operation.

<sup>(16) 8000</sup>Ω when  $V_{MON}$  is connected to Reference Buffer A or B. (17) Reference input voltage  $\leq$  DV<sub>DD</sub>.



All specifications at  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $AV_{DD} = +16.5V$ ,  $AV_{SS} = -16.5V$ ,  $DV_{DD} = +5V$ , REF-A and REF-B = +5V, gain = 6, AGND-x = DGND = 0V, and Offset DAC A and Offset DAC B are at default values <sup>(1)</sup>, unless otherwise noted.

		D			
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY					
AV <sub>DD</sub>		+4.5		+18	V
AV <sub>SS</sub>		-18		-4.5	V
DV <sub>DD</sub>		+2.7		+5.5	V
IOV <sub>DD</sub>		+1.7		$DV_DD$	V
Λ1	Normal operation, midscale code, output unloaded		4	6	mA
Al <sub>DD</sub>	Power down, output unloaded		35		μΑ
Λ1	Normal operation, midscale code, output unloaded	-4	-2.5		mA
AISS	Power down, output unloaded		-35		μΑ
DI	Normal operation		75		μΑ
AI <sub>SS</sub>	Power down		35		μΑ
101	Normal operation, $V_{IH} = IOV_{DD}$ , $V_{IL} = DGND$		5		μΑ
IOI <sub>DD</sub>	Power down, V <sub>IH</sub> = IOV <sub>DD</sub> , V <sub>IL</sub> = DGND		5		μΑ
Power dissipation	Normal operation, ±16.5V supplies, midscale code		107	165	mW
TEMPERATURE RANGE				•	
Specified performance		-40		+105	°C

## **ELECTRICAL CHARACTERISTICS: Single-Supply**

All specifications at  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $AV_{DD} = +32V$ ,  $AV_{SS} = 0V$ ,  $DV_{DD} = +5V$ , REF-A and REF-B = +5V, gain = 6, AGND-x = DGND = 0V, and OFFSET-A = OFFSET-B = AGND, unless otherwise noted.

		D	AC7728		
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
STATIC PERFORMANCE	<u>'</u>				
Resolution		12			Bits
Linearity error	Measured by line passing through codes 010h and FFFh			±1	LSB
Differential linearity error	Measured by line passing through codes 010h and FFFh			±1	LSB
Unipolar zero error	T <sub>A</sub> = +25°C, gain = 4 or 6, code = 010h			±1	LSB
Unipolar zero error TC	Gain = 4 or 6, code = 010h		±0.5	±3	ppm FSR/°C
Gain error	T <sub>A</sub> = +25°C, gain = 4 or 6			±1	LSB
Gain error TC	Gain = 4 or 6		±1	±3	ppm FSR/°C
Full-scale error	$T_A = +25$ °C, gain = 4 or 6, code = FFFh			±1	LSB
Full-scale error TC	Gain = 4 or 6, code = FFFh		±0.5	±3	ppm FSR/°C
DC crosstalk <sup>(1)</sup>	Measured channel at code = 800h, full-scale change on any other channel		0.05		LSB
ANALOG OUTPUT (Vour-0 to \	/ <sub>OUT</sub> -7) <sup>(2)</sup>				
Voltage autout(3)	V <sub>REF</sub> = +5V	0		+30	V
Voltage output (3)	$V_{REF} = +1.5V$	0		+9	V
Output impedance	Code = 800h			0.5	Ω
Short-circuit current <sup>(4)</sup>			±10		mA
Load current	See Figure 89 and Figure 90		±3		mA
Output drift vs time	T <sub>A</sub> = +25°C, Device operating for 500 hours, full-scale output		3.4		ppm of FSR
Output drift vs time	T <sub>A</sub> = +25°C, Device operating for 1000 hours, full-scale output		4.3		ppm of FSR
Capacitive load stability				500	pF
	To 0.03% of FSR, $C_L$ = 200pF, $R_L$ = 10k $\Omega$ , code from 010h to FFFh and FFFh to 010h		10		μs
Settling time	To 1 LSB, $C_L$ = 200pF, $R_L$ = 10k $\Omega$ , code from 010h to FFFh and FFFh to 010h		15		μs
	To 1 LSB, $C_L$ = 200pF, $R_L$ = 10k $\Omega$ , code from 7C0h to 840h and 840h to 7C0h		6		μs
Slew rate <sup>(5)</sup>			6		V/µs
Power-on delay <sup>(6)</sup>	From $IOV_{DD} \ge +1.8V$ and $DV_{DD} \ge +2.7V$ to $\overline{CS}$ low		200		μs
Power-down recovery time			50		μs
Digital-to-analog glitch <sup>(7)</sup>	Code from 7FFh to 800h and 800h to 7FFh		4		nV-s
Glitch impulse peak amplitude	Code from 7FFh to 800h and 800h to 7FFh		5		mV
Channel-to-channel isolation (8)	$V_{REF} = 4V_{PP}, f = 1kHz$		88		dB
DAC-to-DAC crosstalk <sup>(9)</sup>	DACs in the same group		10		nV-s
DUC-IN-DUC CIOSSIGIK	DACs among different groups		1		nV-s
Digital crosstalk <sup>(10)</sup>			1		nV-s

- (1) The DAC outputs are buffered by op amps that share common AV<sub>DD</sub> and AV<sub>SS</sub> power supplies. DC crosstalk indicates how much dc change in one or more channel outputs may occur when the dc load current changes in one channel (because of an update). With high-impedance loads, the effect is virtually immeasurable. Multiple AV<sub>DD</sub> and AV<sub>SS</sub> terminals are provided to minimize dc crosstalk.
  (2) Specified by design.
- (3) The analog output range of  $V_{OUT}$ -0 to  $V_{OUT}$ -7 is equal to (6 ×  $V_{REF}$ ) for gain = 6. The maximum value of the analog output must not be greater than (AV<sub>DD</sub> 0.5V). All specifications are for a +32V power supply and a 0V to +30V output, unless otherwise noted.
- (4) When the output current is greater than the specification, the current is clamped at the specified maximum value.
- (5) Slew rate is measured from 10% to 90% of the transition when the output changes from 0 to full-scale.
- (6) Power-on delay is defined as the time from when the supply voltages reach the specified conditions to when  $\overline{\text{CS}}$  goes low, for valid digital communication.
- (7) Digital-to-analog glitch is defined as the amount of energy injected into the analog output at the major code transition. It is specified as the area of the glitch in nV-s. It is measured by toggling the DAC register data between 7FFh and 800h in straight binary format.
- (8) Channel-to-channel isolation refers to the ratio of the signal amplitude at the output of one DAC channel to the amplitude of the sinusoidal signal on the reference input of another DAC channel. It is expressed in dB and measured at midscale.
- (9) DAC-to-DAC crosstalk is the glitch impulse that appears at the output of one DAC as a result of both the full-scale digital code and subsequent analog output change at another DAC. It is measured with LDAC tied low and expressed in nV-s.
- (10) Digital crosstalk is the glitch impulse transferred to the output of one converter as a result of a full-scale code change in the DAC input register of another converter. It is measured when the DAC output is not updated, and is expressed in nV-s.

Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback



All specifications at  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $AV_{DD} = +32V$ ,  $AV_{SS} = 0V$ ,  $DV_{DD} = +5V$ , REF-A and REF-B = +5V, gain = 6, AGND-x = DGND = 0V, and OFFSET-A = OFFSET-B = AGND, unless otherwise noted.

		DA	DAC7728			
PARAMETER	CONDITIONS	MIN	TYP MAX	UNIT		
Digital feedthrough <sup>(11)</sup>			1	nV-s		
	$T_A = +25$ °C at 10kHz, gain = 6		200	nV/√ <del>Hz</del>		
Output noise	$T_A = +25$ °C at 10kHz, gain = 4		130	nV/√ <del>Hz</del>		
	0.1Hz to 10Hz, gain = 6		20	$\mu V_{PP}$		
Power-supply rejection (12)	$AV_{DD} = +33V \text{ to } +36V$		0.05	LSB		
ANALOG MONITOR PIN (V <sub>MON</sub> )		<u>.</u>				
Output impedance <sup>(13)</sup>	T <sub>A</sub> = +25°C		2000	Ω		
Three-state leakage current			100	nA		
REFERENCE INPUT		-				
Reference input voltage range (14)		1.0	5.5	V		
Reference input dc impedance			10	ΜΩ		
Reference input capacitance			10	pF		
DIGITAL INPUT <sup>(15)</sup>		-				
	IOV <sub>DD</sub> = +4.5V to +5.5V	3.8	0.3 + IOV <sub>DD</sub>	V		
High-level input voltage, V <sub>IH</sub>	IOV <sub>DD</sub> = +2.7V to +3.3V	2.3	0.3 + IOV <sub>DD</sub>	V		
riigii level iliput voltage, viii	IOV <sub>DD</sub> = +1.7V to +2.0V	1.5	0.3 + IOV <sub>DD</sub>	V		
	IOV <sub>DD</sub> = +4.5V to +5.5V	-0.3	0.8	V		
Low-level input voltage, V <sub>IL</sub>	IOV <sub>DD</sub> = +2.7V to +3.3V	-0.3	0.6	V		
ow-level input voltage, V <sub>IL</sub>	IOV <sub>DD</sub> = +1.7V to +2.0V	-0.3	0.3	V		
1	CLR, LDAC, RST, A0 to A4, R/W, and CS		±1	μA		
Input current	USB/BTC, RSTSEL, and D0 to D11		±5	μA		
	CLR, LDAC, RST, A0 to A4, R/W, and CS		5	pF		
Input capacitance	USB/BTC, RSTSEL, and D0 to D11		12	pF		
	GPIO		14	pF		
DIGITAL OUTPUT(15)		<u>.</u>				
High-level output voltage, V <sub>OH</sub>	$IOV_{DD} = +2.7V$ to +5.5V, sourcing 1mA	IOV <sub>DD</sub> - 0.4	$IOV_DD$	V		
(D0 to D11)	IOV <sub>DD</sub> = +1.8V, sourcing 200μA	1.6	IOV <sub>DD</sub>	V		
Low-level output voltage, V <sub>OL</sub> (D0	$IOV_{DD} = +2.7V$ to +5.5V, sinking 1mA	0	0.4	V		
to D11, BUSY, and GPIO)	IOV <sub>DD</sub> = +1.8V, sinking 200μA	0	0.2	V		
High-impedance leakage current	D0 to D11, BUSY, and GPIO		±5	μA		
High-impedance output capacitance	BUSY and GPIO		14	pF		

<sup>(11)</sup> Digital feedthrough is the glitch impulse injected to the output of a DAC as a result of a digital code change in the DAC input register of the same DAC. It is measured with the full-scale digital code change without updating the DAC output, and is expressed in nV-s. (12) The analog output must not be greater than (AV<sub>DD</sub> – 0.5V).

<sup>(13) 8000</sup>Ω when  $V_{MON}$  is connected to Reference Buffer A or B. (14) Reference input voltage  $\leq$  DV<sub>DD</sub>.

<sup>(15)</sup> Specified by design.



All specifications at  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $AV_{DD} = +32V$ ,  $AV_{SS} = 0V$ ,  $DV_{DD} = +5V$ , REF-A and REF-B = +5V, gain = 6, AGND-x = DGND = 0V, and OFFSET-A = OFFSET-B = AGND, unless otherwise noted.

		D			
PARAMETER	CONDITIONS	MIN	TYP MAX		UNIT
POWER SUPPLY					
AV <sub>DD</sub>		+9		+36	V
DV <sub>DD</sub>		+2.7		+5.5	V
IOV <sub>DD</sub>		+1.7		$DV_DD$	V
A.I.	Normal operation, midscale code, output unloaded		4.5	7	mA
Al <sub>DD</sub>	Power down, output unloaded		35		μΑ
N	Normal operation		75		μΑ
Ol <sub>DD</sub>	Power down	ed 35 75 35		μΑ	
01	Normal operation, $V_{IH} = IOV_{DD}$ , $V_{IL} = DGND$		5		μΑ
$OI_{DD}$	Power down, $V_{IH} = IOV_{DD}$ , $V_{IL} = DGND$		5		μΑ
Power dissipation	Normal operation		144	224	mW
EMPERATURE RANGE					
Specified performance		-40		+105	°C

#### **FUNCTIONAL BLOCK DIAGRAM**




Figure 1. Functional Block Diagram



#### PIN CONFIGURATIONS

#### **PAG PACKAGE RTQ PACKAGE** TQFP-64 QFN-56 (TOP VIEW) (TOP VIEW) DV<sub>DD</sub> IOV DGNE D8 D5 D5 D3 CS CS N 0 0 N D8 D7 D6 D6 D5 D94 D3 CS D9 48 NC D10 47 NC 42 NC 46 NC D10 (41 NC D11 45 NC NC D11 (40 3 44 V<sub>OUT</sub>-4 NC (39 V<sub>OUT</sub>-3 V<sub>MOI</sub> 43 REF-B NC V<sub>OUT</sub>-3 (38 42 V<sub>OUT</sub>-5 REF-A (37 V<sub>OUT</sub>-4 41 AV<sub>DD</sub> (36 REF-B DAC7728 40 AGND-B AGND-A (35 V<sub>OUT</sub>-5 39 V<sub>OUT</sub>-6 (34 $\mathsf{AV}_\mathsf{DD}$ 38 AV<sub>SS</sub> $\mathsf{AV}_{\mathsf{SS}}$ AGND-B V<sub>OUT</sub>-1 10 (33 OFFSET-A 37 OFFSET-B AVS 11 (32 V<sub>OUT</sub>-6 36 V<sub>OUT</sub>-7 $\mathsf{AV}_{\mathsf{SS}}$ OFFSET-A 12 (31 NC 35 NC OFFSET-B $V_{\text{OUT}}$ -0 13 (30 USB/BTC 15 34 RSTSEL USB/BTC 14 29 V<sub>OUT</sub>-7 BUSY 16 33 GPIO OLR BAST A0 A1 NC NC DV<sub>DD</sub> DV<sub>DD</sub> \$ & \$

(1) The thermal pad is internally connected to the substrate. This pad can be connected to AV<sub>SS</sub> or left floating. Keep the thermal pad separate from the digital ground, if possible.

#### **PIN DESCRIPTIONS**

PIN	NAME QFN-56 TQFP-64			
NAME			I/O	DESCRIPTION
D9	1	1	I/O	Data bit 9
D10	2	2	I/O	Data bit 10
D11	3	3	I/O	Data bit 11
V <sub>MON</sub>	4	4	0	Analog monitor output. This pin is either in Hi-Z status, or connected to one of the DAC outputs, reference buffer outputs, or offset DAC outputs, depending on the content of the Monitor Register.
V <sub>OUT</sub> -3	5	5	0	DAC-3 output
REF-A	6	6	I	Group A <sup>(1)</sup> reference input
V <sub>OUT</sub> -2	7	7	0	DAC-2 output
AV <sub>DD</sub>	8	8	I	Positive analog power supply
AGND-A	9	9	I	Group A <sup>(1)</sup> analog ground and the ground of REF-A. This pin must be tied to AGND-B and DGND.
V <sub>OUT</sub> -1	10	10	0	DAC-1 output
AV <sub>SS</sub>	11	11	I	Negative analog power supply. Connect to AGND in single-supply operation.
OFFSET-A	12	12	0	OFFSET DAC-A analog output. Must be connected to AGND-A during single power-supply operation $(AV_{SS} = 0V)$ . This pin is not intended to drive an external load.
V <sub>OUT</sub> -0	13	13	0	DAC-0 output
USB/BTC	14	15	I	Input data format selection. Input data are in straight binary format when connected to DGND or in twos complement format when connected to IOV <sub>DD</sub> . Command data are always in straight binary format.
BUSY	15	16	0	This pin is an open drain and requires an external pullup resistor. BUSY goes low when the correction engine is running; see the Busy Pin section for details.
CLR	16	17	I	Level trigger. When the $\overline{\text{CLR}}$ pin is logic '0', all V <sub>OUT</sub> -X pins connect to AGND-x through switches and an internal 15k $\Omega$ resistor. When the $\overline{\text{CLR}}$ pin is logic '1' and $\overline{\text{LDAC}}$ is logic '0', all V <sub>OUT</sub> -X pins connect to the amplifier outputs.

(1) Group A consists of DAC-0, DAC-1, DAC-2, and DAC-3. Group B consists of DAC-4, DAC-5, DAC-6, and DAC-7.

# PIN DESCRIPTIONS (continued)

PIN PIN NO.								
NAME	QFN-56	TQFP-64	1/0	DESCRIPTION				
LDAC	17	18	ı	Load DAC latch control input (active low). When \overline{LDAC} is low, the DAC latch is transparent and the contents of the DAC Data Register are transferred to it. The DAC output changes to the corresponding level simultaneously when the DAC latch is updated. See the \overline{DAC} Output Update section for details. It asynchronous mode is desired, \overline{LDAC} must be permanently tied low before power is applied to the device. If synchronous mode is desired, \overline{LDAC} must be logic high during power-on.				
RST	18	19	I	Reset input (active low). Logic low on this pin resets the DAC registers and DACs to the values defined by the RSTSEL pin. $\overline{CS}$ must be at logic high when $\overline{RST}$ is used.				
A0	19	20	ı	Address bit A0 to specify the internal registers.				
A1	20	21	ı	Address bit A1 to specify the internal registers.				
$DV_DD$	21	24	ı	Digital power supply				
DGND	22	25	ı	Digital ground				
A2	23	26	1	Address bit A2 to specify the internal registers.				
A3	24	27	ı	Address bit A3 to specify the internal registers.				
A4	25	29	ı	Address bit A4 to specify the internal registers.				
DGND	26	30	ı	Digital ground				
GPIO	27	33	I/O	General-purpose digital input/output. This pin is a bidirectional, open-drain, digital input/output, and requires an external pullup resistor. See the <i>GPIO Pin</i> section for details.				
RSTSEL	28	34	I	Output reset selection. Selects the output voltage on the V <sub>OUT</sub> pin after power-on or hardware reset. Refer to the <i>Power-On Reset</i> section for details.				
V <sub>OUT</sub> -7	29	36	0	DAC-7 output				
OFFSET-B	30	37	0	OFFSET DAC-B analog output. Must be connected to AGND-B during single-supply operation $(AV_{SS} = 0V)$ . This pin is not intended to drive an external load.				
AV <sub>SS</sub>	31	38	1	Negative analog power supply. Connect to AGND in single-supply operation.				
V <sub>OUT</sub> -6	32	39	0	DAC-6 output				
AGND-B	33	40	1	Group B <sup>(2)</sup> analog ground and the ground of REF-B. This pin must be tied to AGND-A and DGND.				
$AV_{DD}$	34	41	1	Positive analog power supply				
V <sub>OUT</sub> -5	35	42	0	DAC-5 output				
REF-B	36	43	- 1	Group B <sup>(2)</sup> reference input				
V <sub>OUT</sub> -4	37	44	0	DAC-4 output				
NC	38-42	14, 22, 23, 28, 31, 32, 35, 45-49, 53	_	Not connected				
D0	43	50	I/O	Data bit 0				
D1	44	51	I/O	Data bit 1				
D2	45	52	I/O	Data bit 2				
DGND	46	54	1	Digital ground				
IOV <sub>DD</sub>	47	55	ı	Digital interface power supply				
$DV_DD$	48	56	ı	Digital power supply				
R/W	49	57	ı	Read and write signal. High for reading operation; low for writing operation.				
CS	50	58	- 1	Chip select input (active low)				
D3	51	59	I/O	Data bit 3				
D4	52	60	I/O	Data bit 4				
D5	53	61	I/O	Data bit 5				
D6	54	62	I/O	Data bit 6				
D7	55	63	I/O	Data bit 7				
D8	56	64	I/O	Data bit 8				
D4 D5 D6 D7	52 53 54 55	60 61 62 63	I/O I/O I/O	Data bit 4  Data bit 5  Data bit 6  Data bit 7				

<sup>(2)</sup> Group A consists of DAC-0, DAC-1, DAC-2, and DAC-3. Group B consists of DAC-4, DAC-5, DAC-6, and DAC-7.

Copyright © 2009, Texas Instruments Incorporated



#### **TIMING DIAGRAMS**






Figure 2. Read Operation



Write Operation 1:

- Writing to the Configuration Register, Offset Register, Monitor Register, GPIO Register.
- Writing to the DAC Input Registers, Zero Registers, and Gain Registers in Asynchronous mode (LDAC pin is tied low).


Figure 3. Write Operation 1



Write Operation 2:

Writing to the DAC Input Data Registers, Zero Registers, and Gain Registers when the correction engine is disabled and DAC outputs are updated in Synchronous mode.

Figure 4. Write Operation 2



Write Operation 3:

Writing to the DAC Input Data Registers, Zero Registers, and Gain Registers when the correction engine is enabled (SCE = 1) and the DAC outputs are updated in Synchronous mode. The update trigger (either  $\overline{\text{LDAC}}$  or the LD bit) activates after the correction completes.

Figure 5. Write Operation 3

# TIMING CHARACTERISTICS(1) (2) (3) (4) (5)

At -40°C to +105°C,  $DV_{DD}$  = +5V to +5.5V, and  $IOV_{DD}$  = +5V, unless otherwise noted.

	PARAMETER	MIN	MAX	UNIT
t <sub>1</sub>	CS width for write operation	15		ns
t <sub>2</sub>	Delay from $R/\overline{W}$ falling edge to $\overline{CS}$ falling edge	2		ns
t <sub>3</sub>	Delay from CS rising edge to R/W rising edge	2		ns
t <sub>4</sub>	Delay from address valid to CS falling edge	0		ns
t <sub>5</sub>	Delay from CS rising edge to address change	0		ns
t <sub>6</sub>	Delay from data valid to CS rising edge	15		ns
t <sub>7</sub>	Delay from CS rising to data change	5		ns
t <sub>8</sub>	CS width for read operation	30		ns
t <sub>9</sub>	Delay from $R/\overline{W}$ rising edge to $\overline{CS}$ falling edge	2		ns
t <sub>10</sub>	Delay from CS rising edge to R/W falling edge	2		ns
t <sub>11</sub>	Delay from address valid to CS falling edge	0		ns
<sup>t</sup> 12	Delay from CS rising to address change	0		ns
13	Delay from CS falling edge to data valid		25	ns
t <sub>14</sub>	Delay from CS rising to data bus off (Hi-Z)	2		ns
<sup>1</sup> 15	Delay from CS rising edge to LDAC falling edge	0		ns
16	LDAC pulse width	10		ns
17	Delay from LDAC rising edge to next CS rising edge	20		ns
18	Delay from BUSY rising edge to next LDAC falling edge	0		ns
19	Delay from CS rising edge to next LDAC falling edge	30		ns
20	Delay from CS rising edge to BUSY falling edge		20	ns
<sup>t</sup> 21	Delay from LDAC falling edge to BUSY rising edge	50		ns

Specified by design; not production tested.

Sample tested during the initial release and after any redesign or process changes that may affect these parameters. Rise and fall times of all digital input signals are 3ns.

Rise and fall times of all digital outputs are 3ns for a 10pF capacitor load.

For sequential writes to the same address, there must be a minimum of 30ns between the CS rising edges.



# TIMING CHARACTERISTICS(1) (2) (3) (4) (5)

At  $-40^{\circ}$ C to  $+105^{\circ}$ C, DV<sub>DD</sub> = +3V to +5V, and IOV<sub>DD</sub> = +3V, unless otherwise noted.

	PARAMETER	MIN	MAX	UNIT
t <sub>1</sub>	CS width for write operation	25		ns
t <sub>2</sub>	Delay from R/W falling edge to CS falling edge	2		ns
t <sub>3</sub>	Delay from CS rising edge to R/W rising edge	2		ns
4	Delay from address valid to CS falling edge	6		ns
t <sub>5</sub>	Delay from CS rising edge to address change	0		ns
6	Delay from data valid to CS rising edge	25		ns
7	Delay from CS rising to data change	5		ns
.8	CS width for read operation	50		ns
9	Delay from R/W rising edge to CS falling edge	2		ns
10	Delay from CS rising edge to R/W falling edge	2		ns
11	Delay from address valid to CS falling edge	6		ns
12	Delay from CS rising to address change	0		ns
13	Delay from CS falling edge to data valid		40	ns
14	Delay from CS rising to data bus off (Hi-Z)	2		ns
15	Delay from CS rising edge to LDAC falling edge	5		ns
16	LDAC pulse width	10		ns
17	Delay from LDAC rising edge to next CS rising edge	20		ns
18	Delay from BUSY rising edge to next LDAC falling edge	0		ns
19	Delay from CS rising edge to next LDAC falling edge	30		ns
20	Delay from CS rising edge to BUSY falling edge		20	ns
21	Delay from LDAC falling edge to BUSY rising edge	50		ns

Specified by design; not production tested.

Sample tested during the initial release and after any redesign or process changes that may affect these parameters. Rise and fall times of all digital input signals are 5ns.

Rise and fall times of all digital outputs are 5ns for a 10pF capacitor load.

For sequential writes to the same address, there must be a minimum of 50ns between the CS rising edges.

# TIMING CHARACTERISTICS(1) (2) (3) (4) (5)

At -40°C to +105°C, DV<sub>DD</sub> = +3V to +5V, and IOV<sub>DD</sub> = +1.8V, unless otherwise noted.

	PARAMETER	MIN	MAX	UNIT
t <sub>1</sub>	CS width for write operation	35		ns
t <sub>2</sub>	Delay from $R/\overline{W}$ falling edge to $\overline{CS}$ falling edge	2		ns
t <sub>3</sub>	Delay from CS rising edge to R/W rising edge	2		ns
4	Delay from address valid to CS falling edge	12		ns
t <sub>5</sub>	Delay from CS rising edge to address change	0		ns
6	Delay from data valid to CS rising edge	35		ns
t <sub>7</sub>	Delay from CS rising to data change	5		ns
t <sub>8</sub>	CS width for read operation	60		ns
t <sub>9</sub>	Delay from $R/\overline{W}$ rising edge to $\overline{CS}$ falling edge	2		ns
t <sub>10</sub>	Delay from CS rising edge to R/W falling edge	2		ns
t <sub>11</sub>	Delay from address valid to CS falling edge	12		ns
<sup>t</sup> 12	Delay from CS rising to address change	0		ns
13	Delay from CS falling edge to data valid		50	ns
14	Delay from CS rising to data bus off (Hi-Z)	2		ns
15	Delay from CS rising edge to LDAC falling edge	5		ns
16	LDAC pulse width	10		ns
17	Delay from LDAC rising edge to next CS rising edge	30		ns
18	Delay from BUSY rising edge to next LDAC falling edge	0		ns
19	Delay from CS rising edge to next LDAC falling edge	50		ns
20	Delay from CS rising edge to BUSY falling edge		30	ns
<sup>t</sup> 21	Delay from LDAC falling edge to BUSY rising edge	50		ns

Specified by design; not production tested.

Sample tested during the initial release and after any redesign or process changes that may affect these parameters. Rise and fall times of all digital input signals are 8ns.


Rise and fall times of all digital outputs are 12ns for a 10pF capacitor load.

For sequential writes to the same address, there must be a minimum of 50ns between the CS rising edges.



## **TYPICAL CHARACTERISTICS: Dual-Supply**

At  $T_A$  = +25°C,  $V_{REF}$  = +5V,  $AV_{DD}$  = +16.5V,  $AV_{SS}$  = -16.5V, and gain = 6, unless otherwise noted.



## Figure 6.




Figure 7.




Figure 8.

# DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE




Figure 9.



At  $T_A = +25$ °C,  $V_{REF} = +5V$ ,  $AV_{DD} = +16.5V$ ,  $AV_{SS} = -16.5V$ , and gain = 6, unless otherwise noted.




Figure 10.




Figure 11.




Figure 12.




Figure 13.




Figure 14.





Figure 15.



At  $T_A = +25$ °C,  $V_{REF} = +5V$ ,  $AV_{DD} = +16.5V$ ,  $AV_{SS} = -16.5V$ , and gain = 6, unless otherwise noted.



DIFFERENTIAL LINEARITY ERROR VS TEMPERATURE 1.00





Figure 16. Figure 17.





DIFFERENTIAL LINEARITY ERROR





Figure 18.



**BIPOLAR ZERO ERROR** 



vs TEMPERATURE 5 4




Figure 21.

Figure 20.



At  $T_A = +25$ °C,  $V_{REF} = +5V$ ,  $AV_{DD} = +16.5V$ ,  $AV_{SS} = -16.5V$ , and gain = 6, unless otherwise noted.




Figure 22.





Figure 23.






Figure 24.

#### **DIFFERENTIAL LINEARITY ERROR** vs AV<sub>DD</sub> AND AV<sub>SS</sub>




Figure 25.

#### LINEARITY ERROR **vs REFERENCE VOLTAGE**




Figure 26.

#### **DIFFERENTIAL LINEARITY ERROR vs REFERENCE VOLTAGE**





Figure 27.



At  $T_A = +25$ °C,  $V_{REF} = +5V$ ,  $AV_{DD} = +16.5V$ ,  $AV_{SS} = -16.5V$ , and gain = 6, unless otherwise noted.



GAIN ERROR vs AV<sub>DD</sub> AND AV<sub>SS</sub>





Figure 28.

**BIPOLAR ZERO ERROR** 






Figure 30.

**BIPOLAR ZERO ERROR vs REFERENCE VOLTAGE** 

Figure 29.





Figure 31.

**GAIN ERROR** 

**vs REFERENCE VOLTAGE** 

#### **GAIN ERROR vs REFERENCE VOLTAGE**







Figure 33.



At  $T_A = +25$ °C,  $V_{REF} = +5V$ ,  $AV_{DD} = +16.5V$ ,  $AV_{SS} = -16.5V$ , and gain = 6, unless otherwise noted.






Figure 34.

# QUIESCENT CURRENTS VS DIGITAL INPUT CODE




Figure 35.

#### QUIESCENT CURRENTS **VS REFERENCE VOLTAGE**




Figure 36.

#### **DELTA OUTPUT VOLTAGE vs SOURCE/SINK CURRENTS**




Figure 37.

#### **SETTLING TIME** -15V TO +15V TRANSITION




Figure 38.

#### **SETTLING TIME** +15V TO -15V TRANSITION





Figure 39.




At  $T_A = +25$ °C,  $V_{REF} = +5V$ ,  $AV_{DD} = +16.5V$ ,  $AV_{SS} = -16.5V$ , and gain = 6, unless otherwise noted.

#### **SETTLING TIME** 1/4 TO 3/4 FULL-SCALE TRANSITION




SETTLING TIME 3/4 TO 1/4 FULL-SCALE TRANSITION



Time (10µs/div) Figure 41.

Figure 40.

**MAJOR CARRY GLITCH** 






Figure 42.




Figure 43.






Figure 45.



At  $T_A = +25$ °C,  $V_{REF} = +5V$ ,  $AV_{DD} = +16.5V$ ,  $AV_{SS} = -16.5V$ , and gain = 6, unless otherwise noted.

# OUTPUT NOISE SPECTRAL DENSITY vs FREQUENCY




Figure 46.

# IOV<sub>DD</sub> SUPPLY CURRENT vs LOGIC INPUT VOLTAGE




Figure 47.

# BIPOLAR ZERO ERROR PRODUCTION DISTRIBUTION




Figure 48.

# BIPOLAR ZERO ERROR PRODUCTION DISTRIBUTION




Figure 49.

# GAIN ERROR PRODUCTION DISTRIBUTION




Figure 50.

# GAIN ERROR PRODUCTION DISTRIBUTION




Figure 51.



## **TYPICAL CHARACTERISTICS: Single-Supply**

At  $T_A = +25$ °C,  $V_{REF} = +5V$ ,  $AV_{DD} = +32V$ , and gain = 6, unless otherwise noted.




Figure 52.




Figure 53.




Figure 54.

# DIFFERENTIAL LINEARITY ERROR VS DIGITAL INPUT CODE




Figure 55.



At  $T_A$  = +25°C,  $V_{REF}$  = +5V,  $AV_{DD}$  = +32V, and gain = 6, unless otherwise noted.




Figure 56.




Figure 57.




Figure 58.




Figure 59.




Figure 60.




Figure 61.



105

125

# **TYPICAL CHARACTERISTICS: Single-Supply (continued)**

1.00

0.75

0.50

0.25


-0.50

-0.75

-1.00

DNL Error (LSB


At  $T_A = +25$ °C,  $V_{REF} = +5V$ ,  $AV_{DD} = +32V$ , and gain = 6, unless otherwise noted.



0 **DNL Min** -0.25

-35 -15 Temperature (°C)





DIFFERENTIAL LINEARITY ERROR **vs TEMPERATURE** 

Figure 63.

45

**DIFFERENTIAL LINEARITY ERROR** 

**vs TEMPERATURE** 

**DNL Max** 




Figure 64.




Figure 65.




Figure 67.



At  $T_A$  = +25°C,  $V_{REF}$  = +5V,  $AV_{DD}$  = +32V, and gain = 6, unless otherwise noted.




Figure 68.






Figure 69.



LINEARITY ERROR

**vs REFERENCE VOLTAGE** 



**DIFFERENTIAL LINEARITY ERROR vs REFERENCE VOLTAGE** 




Figure 72.





Figure 73.



At  $T_A = +25$ °C,  $V_{REF} = +5V$ ,  $AV_{DD} = +32V$ , and gain = 6, unless otherwise noted.








Figure 75.

#### **ZERO-SCALE ERROR vs REFERENCE VOLTAGE**





Figure 76.







Figure 77.

#### **GAIN ERROR vs REFERENCE VOLTAGE**



**GAIN ERROR vs REFERENCE VOLTAGE** 





Figure 79.



At  $T_A$  = +25°C,  $V_{REF}$  = +5V,  $AV_{DD}$  = +32V, and gain = 6, unless otherwise noted.







Figure 80.

0 L

1

Figure 81.



**QUIESCENT CURRENT** 

Figure 82.

3

 $V_{\mathsf{REF}}\left(V\right)$ 

4

5

6


Copyright © 2009, Texas Instruments Incorporated



At  $T_A$  = +25°C,  $V_{REF}$  = +5V,  $AV_{DD}$  = +32V, and gain = 6, unless otherwise noted.

# SETTLING TIME 0V TO 30V TRANSITION Large-Signal Output 5V/div Small-Signal Error 1 LSB/div Code change: 010h to FFFh Output loaded with 10kΩ and 240pF to AGND

SETTLING TIME 30V TO 0V TRANSITION




Time (10μs/div)

Figure 83.

Figure 84.

# SETTLING TIME 1/4 TO 3/4 FULL-SCALE TRANSITION



Time (10μs/div)

Figure 85.

SETTLING TIME 3/4 TO 1/4 FULL-SCALE TRANSITION




Figure 86.

MAJOR CARRY GLITCH




Figure 87.

#### **MAJOR CARRY GLITCH**




Figure 88.



At  $T_A$  = +25°C,  $V_{REF}$  = +5V,  $AV_{DD}$  = +32V, and gain = 6, unless otherwise noted.





Figure 89.



**OUTPUT VOLTAGE** 

Figure 90.

# ZERO-SCALE ERROR PRODUCTION DISTRIBUTION




Figure 91.

# ZERO-SCALE ERROR PRODUCTION DISTRIBUTION




Figure 92.

# GAIN ERROR PRODUCTION DISTRIBUTION




Figure 93.

# GAIN ERROR PRODUCTION DISTRIBUTION




Figure 94.



#### THEORY OF OPERATION

#### **GENERAL DESCRIPTION**

The DAC7728 contains eight DAC channels and eight output amplifiers in a single package, as shown in Figure 95. Each channel consists of a resistor-string DAC followed by an output buffer amplifier. The resistor-string section is simply a string of resistors, each with a value of R, from REF to AGND. This type of architecture provides DAC monotonicity. The 12-bit binary digital code loaded to the DAC register determines at which node on the string the voltage is tapped off before being fed into the output amplifier. The output amplifier multiplies the DAC output voltage by a gain of six or four. The output span is 9V with a 1.5V reference, 18V with a 3V reference, and 30V for a 5V reference when using dual power supplies of ±16.5V and a gain of 6.




Figure 95. Resistor String

#### **CHANNEL GROUPS**

The eight DAC channels and two Offset DACs are arranged into two groups (A and B) with four channels and one Offset DAC per group. Group A consists of DAC-0, DAC-1, DAC-2, DAC-3, and Offset DAC-A. Group B consists of DAC-4, DAC-5, DAC-6, DAC-7, and Offset DAC-B. Group A derives its reference voltage from REF-A, and Group B derives its reference voltage from REF-B.

#### **USER-CALIBRATION FOR ZERO ERROR AND GAIN ERROR**

The DAC7728 implements a digital user-calibration function that allows for trimming gain and zero errors on the entire signal chain. This function can eliminate the need for external adjustment circuits. Each DAC channel has a Zero Register and Gain Register. Using the correction engine, the data from the Input Data Register are operated on by a digital adder and multiplier controlled by the contents of Zero and Gain registers, respectively. The calibrated DAC data are then stored in the DAC Data Register where they are finally transferred into the DAC latch and set the DAC output. Each time the data are written to the Input Data Register (or to the Gain or Zero registers), the data in the Input Data Register are corrected, and the results automatically transferred to DAC Data Register.

The range of the gain adjustment coefficient is 0.5 to 1.5. The range of the zero adjustment is -2048 LSB to +2047 LSB, or ±50% of full scale.

There is only one correction engine in the DAC7728, which is shared among all channels. Each channel has an individual busy flag (BF-x) in the Busy Flag register. When the channel is accessed, the respective BF-x bit is set if either the Input Data Register, Zero Register, or Gain Register are written to. When the DAC data are adjusted by the correction engine and transferred into DAC Data Register, the BF-x bit is cleared. It takes approximately 500ns per channel for the correction to complete.

The correction engine calibrates the individual channels according to priority. DAC-0 has the highest priority, while DAC-7 has the lowest. Correction of lower-priority channels is not performed until correction of higher-priority channels completes. Repeatedly accessing higher-priority channels may block the correction of lower-priority channels. Table 1 lists the correction engine channel priority.

CHANNEL	PRIORITY
DAC-0	1 (highest)
DAC-1	2
DAC-2	3
DAC-3	4
DAC-4	5
DAC-5	6
DAC-6	7
DAC-7	8 (lowest)

**Table 1. Correction Engine Priority** 

The device also provides a global busy flag (GBF) and a logic output from the BUSY pin to indicate the correction engine status. When the correction engine is running, the GBF bit is set ('1'), and the BUSY pin is low. When the engine stops, GBF is cleared ('0'), and the BUSY pin goes high (or Hi-Z if no pull-up resistor is used). Note that when the correction engine is disabled, the GBF bit is always cleared, and the BUSY pin is always in a Hi-Z state.

To avoid any potential conflicts caused by the correction process, the input data must be written properly. Either one of the following approaches can be used to update the DAC Input Data Register, Zero Register, or Gain Register:

- 1. Writing to any channel when the  $\overline{BUSY}$  pin is high or when the GBF bit = '0'.
- 2. Writing to an individual channel when the corresponding BF-x bit = '0'.
- Tracking the correction time. It takes approximately 500ns to correct one channel for each input data, zero or gain change.

The individual channel can be rewritten only if the corrections are completed for that channel and for all other channels that have higher priority. For example, if DAC-0, DAC-1, and DAC-2 are written to first, and then DAC-1 is written to again, the second writing to DAC-1 is not permitted until the correction of the first DAC-1 writing is complete (that is, approximately 1000ns after writing to DAC-0, or 500ns after the first writing to DAC-1). However, if writing to DAC-0, DAC-1, DAC-2, and then DAC-2 again, the second writing of DAC-2 is prohibited until the correction for the first writing to DAC-2 is complete (that is, approximately 1500ns after writing to DAC-0, or 500ns after the first writing to DAC-2).

Copyright © 2009, Texas Instruments Incorporated



If the user-calibration function is not needed, the correction engine can be turned off to speed up the device. Setting the SCE bit in the Configuration Register to '0' turns off the correction engine. Setting SCE to '1' enables the correction engine. When SCE = '0' (default), the data are directly transferred to the DAC Data Register. In this case, writing to the Gain Register or Zero Register updates the Gain and Zero registers but does not start a math engine calculation. Reading these registers returns the written values.

## ANALOG OUTPUTS (V<sub>OUT</sub>-0 to V<sub>OUT</sub>-7, with reference to the ground of REF-x)

When the correction engine is off (SCE = '0'):

$$V_{OUT} = V_{REF} \times Gain \times \left(\frac{INPUT\_CODE}{4096}\right) - V_{REF} \times (Gain - 1) \times \left(\frac{OFFSETDAC\_CODE}{4096}\right)$$
(1)

When the correction engine is on (SCE = '1'):

$$V_{OUT} = V_{REF} \times Gain \times \left(\frac{DAC\_DATA\_CODE}{4096}\right) - V_{REF} \times (Gain - 1) \times \left(\frac{OFFSETDAC\_CODE}{4096}\right)$$
(2)

Where:

$$DAC\_DATA\_CODE = \left(\frac{\mathsf{INPUT\_CODE} \times (\mathsf{USER\_GAIN} + 2^{11})}{2^{12}}\right) + \mathsf{USER\_ZERO}$$

Gain = the DAC gain defined by the GAIN bit in the Configuration Register.

*INPUT\_CODE* = the data written into the Input Data Register.

OFFSETDAC\_CODE = the data written into the Offset DAC Register.

USER GAIN = the code of the Gain Register.

USER\_ZERO = the code of the Zero Register.

For single-supply operation, the OFFSET-A pin must be connected to the AGND-A pin and the OFFSET-B pin must be connected to the AGND-B pin. Offset DAC-A and Offset DAC-B are in a power-down state.

For dual-supply operation, the OFFSET-A and OFFSET-B default code for a gain of 6 is 2458 with a ±2 LSB variation, depending on the linearity of the Offset DACs. The default code for a gain of 4 is 2731 with a ±2 LSB variation. The default code of OFFSET-A and OFFSET-B are independently factory trimmed for both gains of 6 and 4.

The power-on default value of the Gain Register is 2048, and the default value of the Zero Register is '0'. The DAC input registers are set to a default value of 000h.

Note that the maximum output voltage must not be greater than  $(AV_{DD} - 0.5V)$  and the minimum output voltage must not be less than  $(AV_{SS} + 0.5V)$ ; otherwise, the output may be saturated.

#### **INPUT DATA FORMAT**

The  $\overline{\text{USB}}/\text{BTC}$  pin defines the input data format and the Offset DAC format. When this pin connects to DGND, the Input DAC data and Offset DAC data are straight binary, as shown in Table 2 and Table 4. When this pin is connected to  $\text{IOV}_{\text{DD}}$ , the Input DAC data and Offset DAC data are twos complement, as shown in Table 3 and Table 5.

Table 2. Bipolar Output vs Straight Binary Code Using Dual Power Supplies with Gain = 6

USB CODE	NOMINAL OUTPUT	DESCRIPTION
FFFh	+3 × V <sub>REF</sub> × (2047/2048)	+Full-Scale – 1 LSB
•••	•••	••• •••
801h	+3 × V <sub>REF</sub> × (1/2048)	+1 LSB
800h	0	Zero
7FFh	−3 × V <sub>REF</sub> × (1/2048)	-1 LSB
••• •••	••• •••	•••
000h	−3 × V <sub>REF</sub> × (2048/2048)	-Full-Scale

Table 3. Bipolar Output vs Twos Complement Code Using Dual Power Supplies with Gain = 6

BTC CODE	NOMINAL OUTPUT	DESCRIPTION
7FFh	+3 × V <sub>REF</sub> × (2047/2048)	+Full-Scale – 1 LSB
•••	••• •••	•••
001h	+3 × V <sub>REF</sub> × (1/2048)	+1 LSB
000h	0	Zero
FFFh	−3 × V <sub>REF</sub> × (1/2048)	-1 LSB
•••	••• •••	•••
800h	−3 × V <sub>REF</sub> × (2048/2048)	-Full-Scale

Table 4. Unipolar Output vs Straight Binary Code Using Single Power Supply with Gain = 6

USB CODE	NOMINAL OUTPUT	DESCRIPTION
FFFh	+6 × V <sub>REF</sub> × (4095/4096)	+Full-Scale - 1 LSB
••• •••	•••	•••
801h	+6 × V <sub>REF</sub> × (2049/4096)	Midscale + 1 LSB
800h	+6 × V <sub>REF</sub> × (2048/4096)	Midscale
7FFh	+6 × V <sub>REF</sub> × (2047/4096)	Midscale – 1 LSB
••• •••	•••	•••
000h	0	0

Table 5. Unipolar Output vs Twos Complement Code Using Single Power Supply with Gain = 6

BTC CODE	NOMINAL OUTPUT	DESCRIPTION
7FFh	+6 × V <sub>REF</sub> × (4095/4096)	+Full-Scale – 1 LSB
••• •••	••• •••	••• •••
001h	+6 × V <sub>REF</sub> × (2049/4096)	Midscale + 1 LSB
000h	+6 × V <sub>REF</sub> × (2048/4096)	Midscale
FFFh	+6 × V <sub>REF</sub> × (2047/4096)	Midscale – 1 LSB
••• •••	••• •••	•••
800h	0	0

The data written to the Gain Register are always in straight binary, data to the Zero Register are in twos complement, and data to all other control registers are as specified in the definitions, regardless of the USB/BTC pin status.

In reading operation, the read-back data are in the same format as written.



#### **OFFSET DACS**

There are two 12-bit Offset DACs: one for Group A, and one for Group B. The Offset DACs allow the entire output curve of the associated DAC groups to be shifted by introducing a programmable offset. This offset allows for asymmetric bipolar operation of the DACs or unipolar operation with bipolar supplies. Thus, subject to the limitations of headroom, it is possible to set the output range of Group A and/or Group B to be unipolar positive, unipolar negative, symmetrical bipolar, or asymmetrical bipolar, as shown in Table 6 and Table 7. Increasing the digital input codes for the offset DAC shifts the outputs of the associated channels in the negative direction. The default codes for the Offset DACs in the DAC7728 are factory trimmed to provide optimal offset and gain performance for the default output range and span of symmetric bipolar operation. When the output range is adjusted by changing the value of the Offset DAC, an extra offset is introduced as a result of the linearity and offset errors of the Offset DAC. Therefore, the actual shift in the output span may vary slightly from the ideal calculations. For optimal offset and gain performance in the default symmetric bipolar operation, the Offset DAC input codes should not be changed from the default power-on values. The allowed maximum offset depends on the reference and the power supply. The maximum allowable offset depends on the reference and the power supply. If INPUT\_CODE from Equation 1 or DAC\_DATA\_CODE from Equation 2 is set to 0, then these equations simplify to Equation 3:

$$V_{OUT} = -V_{REF} \times (Gain - 1) \times \left( \frac{OFFSETDAC\_CODE}{4096} \right)$$
 (3)

This equation shows the transfer function of the Offset DAC to the output of the DAC channels. In any case, the analog output must not go beyond the specified range shown in the *Analog Outputs* section. After power-on or reset, the Offset DAC is set to the value defined by the selected data format and the selected analog output voltage. If the DAC gain setting is changed, the offset DAC code is reset to the default value corresponding to the new DAC gain setting. Refer to the *Power-On Reset* and *Hardware Reset* sections for details.

For single-supply operation ( $AV_{SS} = 0V$ ), the Offset DAC is turned off, and the output amplifier is in a Hi-Z state. The OFFSET-x pin must be connected to the AGND-x pin through a low-impedance connection. For dual-supply operation, this pin provides the output of the Offset DAC. The OFFSET-x pin is not intended to drive an external load. See Figure 96 for the internal Offset DAC and output amplifier configuration.

Table 6. Example of Offset DAC Codes and Output Ranges with Gain = 6 and V<sub>REF</sub> = 5V

OFFSET DAC CODE	OFFSET DAC VOLTAGE	DAC CHANNELS MFS VOLTAGE	DAC CHANNELS PFS VOLTAGE
99Ah <sup>(1)</sup>	3.0V	-15V	+15V – 1 LSB
000h	0V	OV	+30V – 1 LSB
FFFh	~5.0V	-25V	+5V – 1 LSB
666h	~2.0V	-10V	+20V – 1 LSB
CCDh	~4.0V	-20V	+10V – 1 LSB

(1) This is the default code for symmetric bipolar operation; actual codes may vary ±1 LSB. Codes are in straight binary format.

Table 7. Example of Offset DAC Codes and Output Ranges with Gain = 4 and  $V_{REF}$  = 5V

OFFSET DAC CODE	OFFSET DAC VOLTAGE	DAC CHANNELS MFS VOLTAGE	DAC CHANNELS PFS VOLTAGE
AABh <sup>(1)</sup>	~3.3333V	-10V	+10V – 1 LSB
000h	OV	0V	+20V – 1 LSB
FFFh	~5.0V	-15V	+5V – 1 LSB
555h	~1.666V	-5V	+15V – 1 LSB
800h	2.5V	-7.5V	+12.5V – 1 LSB
D55h	~4.1666V	-12.5V	+7.5V – 1 LSB

(1) This is the default code for symmetric bipolar operation; actual codes may vary ±1 LSB. Codes are in straight binary format.






Figure 96. Output Amplifier and Offset DAC

### **OUTPUT AMPLIFIERS**

The output amplifiers can swing to 0.5V below the positive supply and 0.5V above the negative supply. This condition limits how much the output can be offset for a given reference voltage. The maximum range of the output for  $\pm 17V$  power and a  $\pm 5.5V$  reference is  $\pm 16.5V$  to  $\pm 16.5V$  for gain = 6.

Each output amplifier is implemented with individual over-current protection. The amplifier is clamped at 10mA, even if the output current goes over 10mA.

Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback



## **GENERAL-PURPOSE INPUT/OUTPUT PIN (GPIO)**

The GPIO pin is a general-purpose, bidirectional, digital input/output, as shown in Figure 97. When the GPIO pin acts as an output, the pin status is determined by the corresponding GPIO bit in the GPIO Register. The pin output is high-impedance when the GPIO bit is set to '1', and is logic low when the GPIO bit is cleared to '0'. Note that a pull-up resistor to  $IOV_{DD}$  is required when using the GPIO pin as an output. When the GPIO pin acts as an input, the digital value on the pin is acquired by reading the GPIO bit. After power-on reset, or any forced hardware or software reset, the GPIO bit is set to '1', and is in a high-impedance state. If not used, the GPIO pin must be tied to either DGND or to  $IOV_{DD}$  through a pull-up resistor. Leaving the GPIO pin floating can cause high  $IOV_{DD}$  supply currents.




Figure 97. GPIO Pin

#### **BUSY** Pin

The BUSY pin is an open-drain output. When the correction engine runs, the GBF bit in the Configuration Register is set and the BUSY pin is low. When multiple DAC7728 devices may be used in one system, the BUSY pins can be tied together. When each device has finished updating the DAC Data Register, the respective BUSY pin is released. If another device has not finished updating the DAC Data Register, it will hold BUSY low. This configuration is useful when it is required that no DAC in any device is updated until all other DACs are ready.

# **ANALOG OUTPUT PIN (CLR)**

The  $\overline{\text{CLR}}$  pin is an active low input that should be high for normal operation. When this pin is in logic '0', all  $V_{\text{OUT}}$  outputs connect to  $\overline{\text{AGND-x}}$  through internal  $15\text{k}\Omega$  resistors and are cleared to 0 V, and the output buffer is in a Hi-Z state. While  $\overline{\text{CLR}}$  is low, all  $\overline{\text{LDAC}}$  pulses are ignored. When  $\overline{\text{CLR}}$  is taken high again while the  $\overline{\text{LDAC}}$  is high, the DAC outputs remain cleared until  $\overline{\text{LDAC}}$  is taken low. However, if  $\overline{\text{LDAC}}$  is tied low, taking  $\overline{\text{CLR}}$  back to high sets the DAC output to the level defined by the value of the DAC latch. The contents of the Zero Registers, Gain Registers, Input Data Registers, DAC Data Registers, and DAC latches are not affected by taking  $\overline{\text{CLR}}$  low.

www.ti.com

#### **POWER-ON RESET**

The DAC7728 contains a power-on reset circuit that controls the output during power-on and power down. This feature is useful in applications where the known state of the DAC output during power-on is important. The Offset DAC Registers, DAC Data Registers, and DAC latches are loaded with the value defined by the RSTSEL pin, as shown in Table 8. The Gain Registers and Zero Registers are loaded with default values. The Input Data Register is reset to 000h, independent of the RSTSEL state.

Table 8. Bipolar Output Reset Values for Dual Power-Supply Operation

RSTSEL PIN	USB/BTC PIN	INPUT FORMAT	VALUE OF DAC DATA REGISTER AND DAC LATCH	VALUE OF OFFSET DAC REGISTER FOR GAIN = 6 <sup>(1)</sup>	V <sub>out</sub>
DGND	DGND	Straight Binary	000h	99Ah	-Full-Scale
IOV <sub>DD</sub>	DGND	Straight Binary	800h	99Ah	0 V
DGND	IOV <sub>DD</sub>	Twos Complement	800h	19Ah	-Full-Scale
IOV <sub>DD</sub>	IOV <sub>DD</sub>	Twos Complement	000h	19Ah	0 V

<sup>(1)</sup> Offset DAC A and Offset DAC B are trimmed in manufacturing to minimize the error for symmetrical output. The default value may vary no more than ±2 LSB from the nominal number listed in this table.

In single-supply operation, the Offset DAC is turned off and the output is unipolar. The power-on reset is defined as shown in Table 9.

Table 9. Unipolar Output Reset Values for Single Power-Supply Operation

RSTSEL PIN	USB/BTC PIN	INPUT FORMAT	VALUE OF DAC DATA REGISTER AND DAC LATCH	V <sub>out</sub>
DGND	DGND	Straight Binary	000h	0 V
IOV <sub>DD</sub>	DGND	Straight Binary	800h	Midscale
DGND	IOV <sub>DD</sub>	Twos Complement	800h	0 V
IOV <sub>DD</sub>	IOV <sub>DD</sub>	Twos Complement	000h	Midscale

#### HARDWARE RESET

When the  $\overline{RST}$  pin is low, the device is in hardware reset. All the analog outputs ( $V_{OUT}$ -0 to  $V_{OUT}$ -7), the DAC registers, and the DAC latches are set to the reset values defined by the RSTSEL pin as shown in Table 8 and Table 9. In addition, the Gain and Zero registers are loaded with default values, communication is disabled, and the signals on R/W,  $\overline{CS}$ , [D0:D11], and [A0:A4] are ignored (note that [D0:D11] are in a high-impedance state). The Input Data Register is reset to 000h, independent of the RSTSEL state. On the rising edge of RST, the analog outputs (V<sub>OUT</sub>-0 to V<sub>OUT</sub>-7) maintain the reset value as defined by the RSTSEL pin until a new value is programmed. After RST goes high, the parallel interface returns to normal operation. CS must be set to a logic high whenever RST is used.

Product Folder Link(s): DAC7728



#### **UPDATING THE DAC OUTPUTS**

Depending on the status of both  $\overline{\text{CS}}$  and  $\overline{\text{LDAC}}$ , and after data have been transferred into the DAC Data registers, the DAC outputs can be updated either in asynchronous mode or synchronous mode. This update mode is established at power-on. If asynchronous mode is desired, the  $\overline{\text{LDAC}}$  pin must be permanently tied low before power is applied to the device. If synchronous mode is desired,  $\overline{\text{LDAC}}$  must be logic high before and during power-on.

The DAC7728 updates a DAC latch only if it has been accessed since the last time  $\overline{\text{LDAC}}$  was brought low or if the LD bit is set to '1', thereby eliminating any unnecessary glitch. Any DAC channels that were not accessed are not loaded again. When the DAC latch is updated, the corresponding output changes to the new level immediately.

#### **Asynchronous Mode**

In this mode, the  $\overline{\text{LDAC}}$  pin is set low at power-up. This action places the DAC7728 into Asynchronous mode, and the LD bit and LDAC signal are ignored. When the correction engine is off (SCE bit = '0'), the DAC Data Registers and DAC latches are updated immediately when  $\overline{\text{CS}}$  goes high. When the correction engine is on (SCE bit = '1'), each DAC latch is updated individually when the correction engine updates the corresponding DAC Data Register.

### **Synchronous Mode**

To activate this mode, take  $\overline{\text{LDAC}}$  low or set the LD bit to '1' after  $\overline{\text{CS}}$  goes high. If  $\overline{\text{LDAC}}$  goes low or if the LD bit is set to '1' when SCE = '0', all  $\overline{\text{DAC}}$  latches are updated simultaneously. If  $\overline{\text{LDAC}}$  goes low or if the LD bit is set to '1' when SCE = '1' and the  $\overline{\text{BUSY}}$  pin is high (GBF bit = '0'), all  $\overline{\text{DAC}}$  latches are updated simultaneously. If  $\overline{\text{LDAC}}$  goes low or the LD bit is set to '1' when SCE = '1' and the  $\overline{\text{BUSY}}$  pin is low (GBF bit = '1'), the DAC latches are not updated immediately because the correction engine is still running. Instead, all DAC latches are updated simultaneously when the GBF bit is cleared to '0'. At that time, the correction engine is finished.

In this mode, when  $\overline{\text{LDAC}}$  stays high, the DAC latch is not updated; therefore, the DAC output does not change. The DAC latch is updated by taking  $\overline{\text{LDAC}}$  low (or by setting the LD bit in the Configuration Register to '1') any time after the delay of  $t_{15}$  from the rising edge of  $\overline{\text{CS}}$  (when the correction engine is disabled), or after the delay of  $t_{18}$  from the rising edge of  $\overline{\text{BUSY}}$  (when the correction engine is enabled). If the timing requirement of  $t_{15}$  or  $t_{18}$  is not satisfied, invalid data are loaded. Refer to the *Timing Diagrams* and the Configuration Register (Table 11) for details.

40

www.ti.com

# MONITOR OUTPUT PIN (V<sub>MON</sub>)

The  $V_{MON}$  pin is the channel monitor output. It monitors either of the DAC outputs, offset DAC outputs, or reference buffer outputs. The channel monitor function consists of an analog multiplexer addressed via the parallel interface, allowing any channel output, reference buffer output, or offset DAC output to be routed to the  $V_{MON}$  pin for monitoring using an external ADC. The monitor function is controlled by the Monitor Register, which allows the monitor output to be enabled or disabled. When disabled, the monitor output is high-impedance; therefore, several monitor outputs may be connected in parallel with only one enabled at a time.

Note that the multiplexer is implemented as a series of analog switches. Care should be taken to ensure the maximum current from the  $V_{MON}$  pin must not be greater than the given specification because this could conceivably cause a large amount of current to flow from the input of the multiplexer (that is, from  $V_{OUT}$ -X) to the output of the multiplexer ( $V_{MON}$ ). Refer to the *Monitor Register* section and Table 12 for more details.

#### **POWER-DOWN MODE**

The DAC7728 is implemented with a power-down function to reduce power consumption. Either the entire device or each individual group can be put into power-down mode. If the proper power-down bit (PD-x) in the Configuration Register is set to '1', the individual group is put into power down mode. During power-down mode, the analog outputs ( $V_{OUT}$ -0 to  $V_{OUT}$ -7) connect to AGND-X through an internal 15k $\Omega$  resistor, and the output buffer is in Hi-Z status. When the entire device is in power-down, the bus interface remains active in order to continue communication and receive commands from the host controller, but all other circuits are powered down. The host controller can wake the device from power-down mode and return to normal operation by clearing the PD-x bit; it takes 200µs or less for recovery to complete.

#### POWER-ON RESET SEQUENCING

The DAC7728 permanently latches the status of some of the digital pins at power-on. These digital levels should be well-defined before or while the digital supply voltages are applied. Therefore, it is advised to have a pull up resistor to  $IOV_{DD}$  or DGND for the digital initialization pins ( $\overline{LDAC}$ ,  $\overline{CLR}$ ,  $\overline{RST}$ ,  $\overline{CS}$ , and RSTSEL) to ensure that these levels are set correctly while the digital supplies are raised.

For proper power-on initialization of the device,  $IOV_{DD}$  and the digital pins must be applied before or at the same time as  $DV_{DD}$ . If possible, it is preferred that  $IOV_{DD}$  and  $DV_{DD}$  can be connected together in order to simplify the supply sequencing requirements. Pull-up resistors should go to either supply.  $AV_{DD}$  should be applied after the digital supplies ( $IOV_{DD}$  and  $DV_{DD}$ ) and digital initialization pins ( $\overline{LDAC}$ ,  $\overline{CLR}$ ,  $\overline{RST}$ ,  $\overline{CS}$ , and  $\overline{RSTSEL}$ ).  $AV_{SS}$  can be applied at the same time as or after  $AV_{DD}$ . The REF-x pins must be applied last.

Product Folder Link(s): DAC7728



#### PARALLEL INTERFACE

The DAC7728 interfaces with microprocessors using a 12-bit data bus. The interface is double-buffered, allowing simultaneous updating of all DACs. Each DAC has an input data register, DAC data register, user-calibration zero register, user-calibration gain register, and DAC latch. When user calibration is enabled, The input data register receives data from the data bus, the DAC data register stores the data after internal calibration, and the DAC latch sets the analog output level. When user calibration is disabled (default), the DAC Data Register stores data from the data bus, and the DAC latch sets the analog output level. Five address lines (A0:A4) select which DAC or auxiliary register is addressed. Table 10 shows the register map.

Table 10. Register Map

Α	DDF	RESS	ВІТ	S						DAT	A BITS						
Α4	А3	A2	<b>A1</b>	Α0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	REGISTER
0	0	0	0	0	A/B	LD	RST	PD-A	PD-B	SCE	GBF	GAIN-A	GAIN-B	С	on't Care	(1)	Configuration Register
0	0	0	0	1	DAC-7	DAC-6 DAC-5 DAC-4 DAC-3 DAC-2 DAC-1 DAC-0 Offset DAC-A Offset DAC-B Ref Buffer-B Buffer-B							Monitor Register				
0	0	0	1	0	GPIO						Don't Car	e <sup>(1)</sup>					GPIO Register
0	0	0	1	1					D11	:D0, defa	ult = 2458	(99Ah)					Offset DAC-A Data Register
0	0	1	0	0					D11	:D0 , defa	ult = 2458	3 (99Ah)					Offset DAC-B Data Register
0	0	1	0	1	BF-7	BF-6	BF-5	BF-4	BF-3	BF-2	BF-1	BF-0		Don't C	Care <sup>(1)</sup>		Busy Flag Register
0	0	1	1	0						Res	erved <sup>(2)</sup>						Reserved
0	0	1	1	1						Res	erved <sup>(2)</sup>						Reserved
0	1	0	0	0						DB <sup>2</sup>	11:DB0						DAC-0
0	1	0	0	1						DB <sup>,</sup>	11:DB0						DAC-1
0	1	0	1	0						DB.	11:DB0						DAC-2
0	1	0	1	1						DB <sup>2</sup>	11:DB0						DAC-3
0	1	1	0	0						DB <sup>2</sup>	11:DB0						DAC-4
0	1	1	0	1						DB <sup>2</sup>	11:DB0						DAC-5
0	1	1	1	0						DB <sup>2</sup>	11:DB0						DAC-6
0	1	1	1	1						DB <sup>2</sup>	11:DB0						DAC-7
1	0	0	0	0				Z	11:Z0, de	fault = 0 (	000h), two	os complem	nent				Zero Register-0
1	1	0	0	0				G	11:G0, de	fault = 20	48 (800h)	, straight bi	nary				Gain Register-0
1	0	0	0	1				Z	11:Z0, de	fault = 0 (	000h), two	os complem	nent				Zero Register-1
1	1	0	0	1				G	11:G0, de	fault = 20	48 (800h)	, straight bi	nary				Gain Register-1
1	0	0	1	0				Z	11:Z0, de	fault = 0 (	000h), two	os complem	nent				Zero Register-2
1	1	0	1	0				G	11:G0, de	fault = 20	48 (800h)	, straight bi	nary				Gain Register-2
1	0	0	1	1				Z	11:Z0, de	fault = 0 (	000h), two	os complem	nent				Zero Register-3
1	1	0	1	1				G	11:G0, de	fault = 20	48 (800h)	, straight bi	nary				Gain Register-3
1	0	1	0	0				Z	11:Z0, de	fault = 0 (	000h), two	os complem	nent				Zero Register-4
1	1	1	0	0				G	11:G0, de	fault = 20	48 (800h)	, straight bi	nary				Gain Register-4
1	0	1	0	1			Z11:Z0, default = 0 (000h), twos complement										
1	1	1	0	1		G11:G0, default = 2048 (800h), straight binary											Gain Register-5
1	0	1	1	0		Z11:Z0, default = 0 (000h), twos complement											Zero Register-6
1	1	1	1	0		G11:G0, default = 2048 (800h), straight binary											Gain Register-6
1	0	1	1	1				Z	11:Z0, de	fault = 0 (	000h), two	os complem	nent				Zero Register-7
1	1	1	1	1				G	11:G0, de	fault = 20	48 (800h)	, straight bi	nary				Gain Register-7

Writing to a Don't Care bit has no effect; reading the bit returns '0'.

42

Writing to a reserved bit has no effect; reading the bit returns '0'.

www.ti.com

#### **INTERNAL REGISTERS**

The DAC7728 internal registers consist of the Configuration Register, the Monitor Register, the DAC Input Data Registers, the Zero Registers, the Gain Registers, the DAC Data Registers, and the Busy Flag Register, and are described in the following section.

The Configuration Register specifies which actions are performed by the device. Table 11 shows the details.

Table 11. Configuration Register (Default = 800h)

		DEFAULT	
BIT	NAME	VALUE	DESCRIPTION
D11	A/B	1	A/B bit.  When A/B = '0', reading DAC-x returns the value in the Input Data Register.  When A/B = '1', reading DAC-x returns the value in the DAC Data Register.  When the correction engine is enabled, the data returned from the Input Data Register are the original data written to the bus, and the value in the DAC Data Register is the corrected data.
D10	LD	0	Synchronously update DAC bits.  When \( \overline{LDAC} \) is tied high, setting \( LD = '1' \) at any time after the write operation and the correction process complete synchronously updates all DAC latches with the content of the corresponding DAC Data Register, and sets \( V_{OUT} \) to a new level. The DAC7728 updates the DAC latch only if it has been accessed since the last time \( \overline{LDAC} \) was brought low or the LD bit was set to '1', thereby eliminating unnecessary glitch. Any DACs that were not accessed are not reloaded. After updating, the bit returns to '0'. When the \( \overline{LDAC} \) pin is tied low, this bit is ignored. When the correction engine is off, the LD bit can be issued any time after the write operation is finished, and the DAC latch is immediately updated when \( \overline{CS} \) goes high.
D9	RST	0	Software reset bit.  Set the RST bit to '1' to reset the device; functions the same as a hardware reset. After reset completes, the RST bit returns to '0'.
D8	PD-A	0	Power-down bit for Group A. Setting the PD-A bit to '1' places Group A (DAC-0, DAC-1, DAC-2, and DAC-3) into power-down mode. All output buffers are in Hi-Z and all analog outputs (V <sub>OUT</sub> -X) connect to AGND-A through an internal 15kΩ resistor. Setting the PD-A bit to '0' returns group A to normal operation.
D7	PD-B	0	Power-down bit for Group B. Setting the PD-B bit to '1' places Group B (DAC-4, DAC-5, DAC-6, and DAC-7) into power-down operation. All output buffers are in Hi-Z and all analog outputs (V <sub>OUT</sub> -X) connect to AGND-B through an internal 15kΩ resistor. Setting the PD-B bit to '0' returns group B to normal operation.
D6	SCE	0	System-calibration enable bit.  Set the SCE bit to '1' to enable the correction engine. When the engine is enabled, the input data are adjusted by the correction engine according to the contents of the corresponding Gain Register and Zero Register. The results are transferred to the corresponding DAC Data Register, and finally loaded into the DAC latch, which sets the V <sub>OUT</sub> -x pin output level.  Set the SCE bit to '0' to turn off the correction engine. When the engine is turned off, the input data are transferred to the corresponding DAC Data Register, and then loaded into the DAC latch, which sets the output voltage. Refer to the User Calibration for Zero-Code Error and Gain Error section for details.
D5 (Read Only)	GBF	0	Global correction engine busy flag.  GBF = '1' when the correction engine is running, indicating that at least one channel has not been corrected.  GBF = 0' when the correction engine stops, indicating that no more correction is needed.  When the SCE bit = '0', GBF is always cleared ('0').
D4	GAIN-A	0	Gain bit for Group A (DAC-0, DAC-1, DAC-2, and DAC-3). Set the GAIN-A bit to '0' for an output span = 6 x REF-A. Set the GAIN-A bit to '1' for an output span = 4 x REF-A. Updating this bit to a new value automatically resets the Offset DAC-A Register to its factory-trimmed value for the new gain setting.
D3	GAIN-B	0	Gain bit for Group B (DAC-4, DAC-5, DAC-6, and DAC-7). Set the GAIN-B bit to '0' for an output span = 6 x REF-B. Set the GAIN-B bit to '1' for an output span = 4 x REF-B. Updating this bit to a new value automatically resets the Offset DAC-B Register to its factory-trimmed value for the new gain setting.
D2:D0	_	0	Don't care. Writing to these bits has no effect; reading these bits returns '0'.



#### Monitor Register (default = 000h).

The Monitor Register selects one of the DAC outputs, reference buffer outputs, or offset DAC outputs to be monitored through the  $V_{MON}$  pin. Only one bit at a time can be set to '1'. When bits [D11:D0] = '0', the monitor is disabled and  $V_{MON}$  is in a Hi-Z state.

Note that if any value is written other than those specified in Table 12, the Monitor Register stores the invalid value; however, the  $V_{MON}$  pin is forced into a Hi-Z state.

Table 12. Monitor Register (Default = 000h)

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	V <sub>MON</sub> CONNECTS TO
0	0	0	0	0	0	0	0	0	0	0	1	Reference buffer B output
0	0	0	0	0	0	0	0	0	0	1	0	Reference buffer A output
0	0	0	0	0	0	0	0	0	1	0	0	Offset DAC B output
0	0	0	0	0	0	0	0	1	0	0	0	Offset DAC A output
0	0	0	0	0	0	0	1	0	0	0	0	DAC-0
0	0	0	0	0	0	1	0	0	0	0	0	DAC-1
0	0	0	0	0	1	0	0	0	0	0	0	DAC-2
0	0	0	0	1	0	0	0	0	0	0	0	DAC-4
0	0	0	1	0	0	0	0	0	0	0	0	DAC-4
0	0	1	0	0	0	0	0	0	0	0	0	DAC-5
0	1	0	0	0	0	0	0	0	0	0	0	DAC-6
1	0	0	0	0	0	0	0	0	0	0	0	DAC-7
0	0	0	0	0	0	0	0	0	0	0	0	Monitor function disabled, Hi-Z (default)
	All other codes								•	Monitor function disabled, Hi-Z		

#### Input Data Register for DAC-n (where n = 0 to 7). Default = 000h.

This register stores the DAC data written to the device when the SCE bit = '1'. When the SCE bit = '0' (default), the DAC Data Register stores the DAC data written to the device. When the data are loaded into the corresponding DAC latch, the DAC output changes to the new level defined by the DAC data. The default value after power-on or reset is 000h.

Table 13. DAC-n<sup>(1)</sup> Input Data Register

MSB											
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
DB11 <sup>(2)</sup>	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0

<sup>(1)</sup> n = 0, 1, 2, 3, 4, 5, 6, or 7.

<sup>(2)</sup> DB11:DB0 are the DAC data bits



#### **Zero Register n (where n = 0 to 7).** Default = 000h.

The Zero Register stores the user-calibration data that are used to eliminate the offset error, as shown in Table 14. The data are 12 bits wide, 1 LSB/step, and the total adjustment is –2048 LSB to +2047 LSB, or ±50% of full-scale range. The Zero Register uses a twos complement data format.

#### Table 14. Zero Register

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Z11	Z10	<b>Z</b> 9	Z8	<b>Z</b> 7	Z6	<b>Z</b> 5	Z4	Z3	Z2	Z1	Z0

Z11:Z0—OFFSET BITS	ZERO ADJUSTMENT
7FFh	+2047 LSB
7FEh	+2046 LSB
••• •••	••• •••
001h	+1 LSB
000h	0 LSB (default)
FFFh	-1 LSB
••• •••	••• •••
801h	–2047 LSB
800h	-2048 LSB

### Gain Register n (where n = 0 to 7). Default = 800h.

The Gain Register stores the user-calibration data that are used to eliminate the gain error, as shown in Table 15. The data are 12 bits wide, 0.0244% FSR/step, and the total adjustment range is 0.5 to 1.5. The Gain Register uses a straight binary data format.

#### Table 15. Gain Register

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
G11	G10	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0

G11:G0—GAIN-CODE BITS	GAIN ADJUSTMENT COEFFICIENT
FFFh	1.499756
FFEh	1.499512
***************************************	••• •••
801h	1.000244
800h	1 (default)
7FFh	0.999756
••• •••	••• •••
001h	0.500244
000h	0.5



#### GPIO Register. Default = 800h.

The GPIO Register determines the status of the GPIO pin.

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
GPIO	X <sup>(1)</sup>	X	Х	Χ	Χ	Χ	Χ	Х	Х	Χ	Х

<sup>(1)</sup> X = don't care. Writing to this bit has no effect; reading the bit returns '0'.

#### **GPIO**

For write operations, the GPIO pin operates as an output. Writing a '1' to the GPIO bit sets the GPIO pin to high impedance, and writing a '0' sets the GPIO pin to logic low. An external pull-up resistor is required when using the GPIO pin as an output.

For read operations, the GPIO pin operates as an input. Read the GPIO bit to receive the status of the GPIO pin. Reading a '0' indicates that the GPIO pin is low, and reading a '1' indicates that the GPIO pin is high. After power-on reset, or any forced hardware or software reset, the GPIO bit is set to '1', and is in a high-impedance state.

#### Busy Flag Register (read-only). Default = 000h.

Busy flag bit of DAC-x. The Busy Flag Register Each channel has an individual busy flag (BF-x) in the Busy Flag register. When the channel is accessed and the correction engine is enabled, the respective BF-x bit is set if either the Input Data Register, Zero Register, or Gain Register are written to. When the DAC data is adjusted by the correction engine and transferred into the DAC Data Register, the BF-x bit is cleared. It takes approximately 500ns per channel for the correction to complete.

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
BF-7	BF-6	BF-5	BF-4	BF-3	BF-2	BF-1	BF-0	X <sup>(1)</sup>	Х	Х	Х

<sup>(1)</sup> X = don't care. Writing to this bit has no effect; reading the bit returns '0'.

#### BF-7:0

BF-x = '1' if the input data of DAC-x has not been corrected or if the correction engine is not finished.

BF-x = '0' when the input data has been corrected or the correction engine is turned off.

46

www.ti.com

#### APPLICATION INFORMATION

#### PRECISION VOLTAGE REFERENCE SELECTION

To achieve the optimum performance from the DAC7728 over the full operating temperature range, a precision voltage reference must be used. Careful consideration should be given to the selection of a precision voltage reference. The DAC7728 has two reference inputs, REF-A and REF-B. The voltages applied to the reference inputs are used to provide a buffered positive reference for the DAC cores. Therefore, any error in the voltage reference is reflected in the outputs of the device. There are four possible sources of error to consider when choosing a voltage reference for high-accuracy applications: initial accuracy, temperature coefficient of the output voltage, long-term drift, and output voltage noise. Initial accuracy error on the output voltage of an external reference can lead to a full-scale error in the DAC. Therefore, to minimize these errors, a reference with low initial accuracy error specification is preferred. Long-term drift is a measure of how much the reference output voltage drifts over time. A reference with a tight, long-term drift specification ensures that the overall solution remains relatively stable over its entire lifetime. The temperature coefficient of a reference output voltage affects the output drift when the temperature changes. Choose a reference with a tight temperature coefficient specification to reduce the dependence of the DAC output voltage on ambient conditions. In high-accuracy applications, which have a relatively low noise budget, the reference output voltage noise also must be considered. Choosing a reference with as low an output noise voltage as practical for the required system resolution is important. Precision voltage references such as TI's REF50xx (2V to 5V) and REF32xx (1.25V to 4V) provide a low-drift, high-accuracy reference voltage.

#### **POWER-SUPPLY NOISE**

The DAC7728 must have ample supply bypassing of 1µF to 10µF in parallel with 0.1µF on each supply, located as close to the package as possible; ideally, immediately next to the device. The 1µF to 10µF capacitors must be the tantalum-bead type. The 0.1µF capacitor must have low effective series resistance (ESR) and low effective series inductance (ESI), such as common ceramic types, which provide a low-impedance path to ground at high frequencies to handle transient currents because of internal logic switching. The power-supply lines must be as large a trace as possible to provide low-impedance paths and reduce the effects of glitches on the power-supply line. Apart from these considerations, the wideband noise on the AVDD, AVSS, DVDD and IOVDD supplies should be filtered before feeding to the DAC to obtain the best possible noise performance.

#### **LAYOUT**

Precision analog circuits require careful layout, adequate bypassing, and a clean, well-regulated power supply to obtain the best possible dc and ac performance. Careful consideration of the power-supply and ground-return layout helps to meet the rated performance. DGND is the return path for digital currents and AGND is the power ground for the DAC. For the best ac performance, care should be taken to connect DGND and AGND with very low resistance back to the supply ground. The printed circuit board (PCB) must be designed so that the analog and digital sections are separated and confined to certain areas of the board. If multiple devices require an AGND-to-DGND connection, the connection is to be made at one point only. The star ground point is established as close as possible to the device.

The power-supply lines must be as large a trace as possible to provide low impedance paths and reduce the effects of glitches on the power-supply line. Fast switching signals must never be run near the reference inputs. It is essential to minimize noise on the reference inputs because it couples through to the DAC output. Avoid crossover of digital and analog signals. Traces on opposite sides of the board must run at right angles to each other. This configuration reduces the effects of feedthrough on the board. A microstrip technique may be considered, but is not always possible with a double-sided board. In this technique, the component side of the board is dedicated to the ground plane, and signal traces are placed on the solder-side.

Each DAC group has a ground pin, AGND-x, which is the ground of the output from the DACs in the group. It must be connected directly to the corresponding reference ground in low-impedance paths to get the best performance. AGND-A must be connected with REFGND-A and AGND-B must be connected with REFGND-B. AGND-A and AGND-B must be tied together and connected to the analog power ground and DGND.

During single-supply operation, the OFFSET-x pins must be connected to AGND-x with a low-impedance path because these pins carry DAC-code-dependent current. Any resistance from OFFSET-x to AGND-x causes a voltage drop by this code-dependent current. Therefore, it is very important to minimize routing resistance to AGND-x or to any ground plane that AGND-x is connected to.

Copyright © 2009, Texas Instruments Incorporated





6-Feb-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DAC7728SPAG	ACTIVE	TQFP	PAG	64	160	Green (RoHS & no Sb/Br)	NIPDAU	Level-4-260C-72 HR	-40 to 105	DAC7728	Samples
DAC7728SPAGR	ACTIVE	TQFP	PAG	64	1500	Green (RoHS & no Sb/Br)	NIPDAU	Level-4-260C-72 HR	-40 to 105	DAC7728	Samples
DAC7728SRTQR	ACTIVE	QFN	RTQ	56	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 105	DAC7728	Samples
DAC7728SRTQT	ACTIVE	QFN	RTQ	56	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 105	DAC7728	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# **PACKAGE OPTION ADDENDUM**

6-Feb-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Feb-2019

# TAPE AND REEL INFORMATION





A0	
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	DAC7728SPAGR	TQFP	PAG	64	1500	330.0	24.4	13.0	13.0	1.5	16.0	24.0	Q2
	DAC7728SRTQR	QFN	RTQ	56	2000	330.0	16.4	8.3	8.3	2.25	12.0	16.0	Q2
ſ	DAC7728SRTQT	QFN	RTQ	56	250	180.0	16.4	8.3	8.3	2.25	12.0	16.0	Q2

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 14-Feb-2019




\*All dimensions are nominal

7 till dilliteriorette die Herrinia								
Device	Device Package Type		Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
DAC7728SPAGR	TQFP	PAG	64	1500	350.0	350.0	43.0	
DAC7728SRTQR	QFN	RTQ	56	2000	350.0	350.0	43.0	
DAC7728SRTQT	QFN	RTQ	56	250	213.0	191.0	55.0	

8 x 8, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224653/A



# RTQ (S-PVQFN-N56)

# PLASTIC QUAD FLATPACK NO-LEAD



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5—1994.
  - B. This drawing is subject to change without notice.
  - C. QFN (Quad Flatpack No-Lead) Package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. Package complies to JEDEC MO-220.



# RTQ (S-PVQFN-N56)


# PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters



# PAG (S-PQFP-G64)

#### PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026

# PAG (S-PQFP-G64)

# PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- D. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# PAG (S-PQFP-G64)

# PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- D. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated