











SLUSAE6A - DECEMBER 2010 - REVISED DECEMBER 2015

TPS53315

TPS53315 12-A Step-Down Regulator with Integrated Switcher

Features

- Conversion Input Voltage Range: 3 V to 15 V
- VDD Input Voltage Range: 4.5 V to 25 V
- Output Voltage Range: 0.6 V to 5.5 V
- 5-V LDO Output
- Integrated Power MOSFETs with 12-A Continuous **Output Current**
- <10-µA Shut Down Current
- Auto-Skip Eco-mode™ for Light-Load Efficiency
- D-CAP™ Mode with Fast Transient Response
- Selectable Switching Frequency from 250 kHz to 1 MHz with an External Resistor
- Built-in 1%, 0.6-V Reference
- 0.7-ms, 1.4-ms, 2.8-ms and 5.6-ms Selectable Internal Voltage Servo Soft-Start
- Pre-Charged Start-up Capability
- Integrated Boost Switch
- Adjustable Overcurrent Limit Via External Resistor
- Overvoltage/Undervoltage, UVLO and Over-Temperature Protection
- Support All Ceramic Output Capacitors
- Open Drain Power Good Indication
- 40-pin VQFN Package with Thermal Pad

2 Applications

- Server and Desktop Computers
- **Notebook Computers**
- **Telecommunication Equipments**

3 Description

TPS53315 is a D-CAP™ mode, 12-A synchronous switcher with integrated MOSFETs. It is designed for ease of use, low external component count, and small package power systems.

This device features single-rail input support, one 19 $m\Omega$ and one 7-m Ω integrated MOSFET, accurate 1%, 0.6 V Reference, and integrated boost switch. A sample of competitive features include: greater than 96% maximum efficiency, 3 V to 15 V wide input voltage range, very low external component count, D-CAP™ mode control for super fast transient, selectable auto-skip and PWM operation, internal soft-start control, adjustable frequency, and no need for compensation.

The conversion input voltage ranges from 3 V to 15 V, the supply voltage range is from 4.5 V to 25 V, and the output voltage range is from 0.6 V to 5.5 V.

The TPS53315 is available in a 5 mm × 7 mm 40-pin, VQFN package and is specified from -40°C to 85°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS53315	VQFN (40)	7.00 mm × 5.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Application






Table of Contents

1	Features 1		7.4 Device Functional Modes	16
2	Applications 1	8	Application and Implementation	17
3	Description 1		8.1 Application Information	17
4	Revision History2		8.2 Typical Application	17
5	Pin Configuration and Functions	9	Power Supply Recommendations	24
6	Specifications5	10	Layout	25
•	6.1 Absolute Maximum Ratings 5		10.1 Layout Guidelines	25
	6.2 ESD Ratings		10.2 Layout Example	26
	6.3 Recommended Operating Conditions		10.3 Thermal Considerations	26
	6.4 Thermal Information	11	Device and Documentation Support	27
	6.5 Electrical Characteristics 6		11.1 Community Resources	27
	6.6 Typical Characteristics		11.2 Trademarks	27
7	Detailed Description 11		11.3 Electrostatic Discharge Caution	27
•	7.1 Overview		11.4 Glossary	27
	7.2 Functional Block Diagram11	12	Mechanical, Packaging, and Orderable	27
	7.3 Feature Description			

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (May 2013) to Revision A


Page

 Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.



5 Pin Configuration and Functions

RGF Package 40-Pin VQFN With Exposed Thermal Pad Top View



Pin Functions

PIN	PIN		DESCRIPTION		
NAME	NO.	TYPE ⁽¹⁾	DESCRIPTION		
EN	36	I	Enable pin		
GND1	1	G	GND for controller		
GND2	4	G	GND for half-bridge		
	16				
	17				
	18 19				
	20				
	21	В			
LL	22		Output of converted power; connect this pin to the output inductor.		
	23				
	24				
	25				
	26				
	27 28				
MODE	39	I	Soft-start and skip/CCM selection; connect a resistor to select soft-start time using Table 2. The soft-start time is detected and stored into internal register during start-up.		

Product Folder Links: TPS53315

(1) I = Input, O = Output, B = Bidirectional, G = Ground, P = Supply



Pin Functions (continued)

PII	N	TYPE ⁽¹⁾	DESCRIPTION				
NAME	NO.	IYPE	DESCRIPTION				
	29						
N/C	31		No connection				
IN/C	33		No connection				
	34						
PGOOD	32	0	Open drain power good flag provides a 1-ms start up delay after the VFB pin voltage falls within specified limits. When the VFB pin voltage goes outside the specified limits, the PGOOD pin goes low within 10 µs.				
	2						
	5						
	6						
PGND	7	G	Power GND				
	8						
	9						
	10						
RF	38	I	Switching frequency selection. Connect a resistance to GND or VREG to select switching frequency using Table 1. The switching frequency is detected and stored during the startup.				
TRIP	35	ı	OCL detection threshold setting pin, 10 μ A at room temperature, 4700 ppm/°C current is sourced and set the OCL trip voltage as follows:				
			$V_{OCL} = V_{TRIP}/8$ ($V_{TRIP} \le 1.2 \text{ V}, V_{OCL} \le 150 \text{ mV}$)				
VBST	30	Р	Supply input for high-side FET gate driver (boost terminal); connect capacitor from this pin to LL-node. Internally connected to the VREG pin via bootstrap MOSFET switch.				
VDD	40	Р	Controller power supply input				
VFB	37	I	Output feedback input; connect this pin to V _{OUT} through a resistor divider.				
	11						
	12						
VIN	13	Р	Conversion power input				
	14						
	15						
VREG	3	Р	5-V LDO output				

Submit Documentation Feedback

Copyright © 2010–2015, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
	VIN (mai	n supply)	-0.3	17	
	VDD	VDD		28	
Input voltage	VBST		-0.3	24	V
	VBST(wi	th respect to LL)	-0.3	7	
	EN, TRIF	P, VFB, RF, MODE	-0.3	7	
	1.1	DC	-1	23	V
Outnot valta na	LL	Pulse < 20 ns, E = 5 μJ		-7	
Output voltage	PGOOD,	PGOOD, VREG		7	V
	PGND		-0.3	0.3	
Source/sink current	VBST			50	mA
Lead temperature 1,6 mm (1	1/16 inch) from cas	e for 10 seconds		300	°C
Operating free-air temperature, T _A			-40	85	°C
Junction temperature, T _J			-40	150	°C
Storage temperature, T _{stg}			-55	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Floatraatatia diaabaraa	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\/
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
	VIN (main supply)	3	15	
	VDD	4.5	25	
Input voltage	VBST	4.5	21	V
	VBST(with respect to LL)	4.5	6.5	
	EN, TRIP, VFB, RF, MODE	-0.1	6.5	
Output voltage	LL	-0.8	15	V
Output voltage	PGOOD, VREG	-0.1	6.5	V
Source/sink current	VBST		50	mA
Junction tempera	ature , T _J	-40	125	°C

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

		TPS53315	
	THERMAL METRIC ⁽¹⁾	RGF (VQFN)	UNIT
		40 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	35.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	23.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	10.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	10.0	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	2.8	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

over recommended free-air temperature range, V_{DD} = 12 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	VOLTAGE AND SUPPLY CURREN	Т				
V _{VIN}	VIN pin power conversion input voltage		3		15	V
V_{DD}	Supply input voltage		4.5		25	V
I _{VIN(leak)}	VIN pin leakage current	V _{EN} = 0 V			1	μΑ
I _{VDD}	VDD supply current	VDD current, T_A = 25°C, No Load, V_{EN} = 5 V, V_{VFB} = 0.630 V		420	590	μΑ
I _{VDDSDN}	VDD shutdown current	VDD current, T _A = 25°C, No Load, V _{EN} = 0 V			10	μΑ
INTERN.	AL REFERENCE VOLTAGE		•		•	
		VFB voltage, CCM condition ⁽¹⁾		0.6000		V
V	VED regulation valtage	$T_A = 25$ °C	0.597	0.600	0.603	
V_{VFB}	VFB regulation voltage	$T_A = 0$ °C to 85°C	0.5952	0.600	0.6048	V
		$T_A = -40$ °C to 85°C	0.594	0.600	0.606	
I _{VFB}	VFB input current	V _{VFB} = 0.630 V, T _A = 25°C		0.002	0.2	μΑ
LDO OU	TPUT					
V_{VREG}	LDO output voltage	0 mA ≤ I _{VREG} ≤ 30 mA	4.77	5.0	5.35	V
I _{VREG}	LDO output current ⁽¹⁾	Maximum current allowed from LDO			30	mA
V_{DO}	LDO drop out voltage	$V_{DD} = 4.5 \text{ V}, I_{VREG} = 30 \text{ mA}$			295	mV
воот ѕ	TRAP SWITCH					
V_{FBST}	Forward voltage	$V_{VREG-VBST}$, $I_F = 10$ mA, $T_A = 25$ °C		0.1	0.2	V
I _{VBSTLK}	VBST leakage current	V _{VBST} = 23 V, V _{LL} = 17 V, T _A = 25°C		0.01	1.5	μΑ
DUTY A	ND FREQUENCY CONTROL	_				
t _{OFF(min)}	Minimum off time	$T_A = 25$ °C	150	260	400	
t _{ON(min)}	Minimum on time	V_{VIN} = 17 V, V_{OUT} = 0.6 V, R_{RF} = 0 Ω to VREG, T_A = 25°C $^{(1)}$		35		ns
SOFTST	ART					
		$R_{MODE} = 39 \text{ k}\Omega$		0.7		
	Internal SS time from $V_{OUT} = 0$ to	$R_{MODE} = 100 \text{ k}\Omega$		1.4		 .
t _{SS}	V _{OUT} = 95%	$R_{MODE} = 200 \text{ k}\Omega$		2.8		ms
		$R_{MODE} = 470 \text{ k}\Omega$		5.6		

⁽¹⁾ Ensured by design. Not production tested.



Electrical Characteristics (continued)

over recommended free-air temperature range, V_{DD} = 12 V (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
POWER	GOOD						
		PG in from lower	92.5%	96%	98.5%		
V_{THPG}	PG threshold	PG in from higher	107.5%	110%	112.5%		
		PG hysteresis	2.5%	5%	7.8%		
R_{PG}	PG transistor on-resistance		15	30	55	Ω	
t _{PGDEL}	PG Delay after soft-start		0.8	1	1.2	ms	
LOGIC 1	THRESHOLD AND SETTING CONDIT	IONS					
.,	EN 10 11 11	Enable	1.8			.,	
V_{EN}	EN voltage threshold	Disable			0.6	V	
I _{EN}	EN input current	V _{EN} = 5 V			1	μA	
		$R_{RF} = 0 \Omega$ to GND, $T_A = 25^{\circ}C^{(2)}$	200	250	300		
		$R_{RF} = 187 \text{ k}\Omega \text{ to GND, } T_A = 25^{\circ}\text{C}^{(2)}$	250	300	350		
		$R_{RF} = 619 \text{ k}\Omega \text{ to GND, } T_A = 25^{\circ}\text{C}^{(2)}$	350	400	450		
		R _{RF} = Open, T _A = 25°C ⁽²⁾	450	500	550		
f_{SW}	Switching frequency	$R_{RF} = 866 \text{ k}\Omega \text{ to VREG}, T_A = 25^{\circ}\text{C}^{(2)}$	580	650	720	kHz	
		$R_{RF} = 309 \text{ k}\Omega \text{ to VREG}, T_A = 25^{\circ}\text{C}^{(2)}$	670	750	820		
		$R_{RF} = 124 \text{ k}\Omega \text{ to VREG, } T_A = 25^{\circ}\text{C}^{(2)}$	770	850	930		
		$R_{RF} = 0 \Omega$ to VREG, $T_A = 25^{\circ}C^{(2)}$	880	970	1070		
PROTEC	CTION: CURRENT SENSE						
I _{TRIP}	TRIP source current	V _{TRIP} = 1 V, T _A = 25°C	9.4	10.0	10.6	μA	
TC _{ITRIP}	TRIP current temperature coefficent	On the basis of 25°C ⁽³⁾		4700		ppm/°C	
V _{TRIP}	Current limit threshold setting range	V _{TRIP-GND} voltage	0.2		1.2	V	
		V _{TRIP} = 1.2 V	140	150	160		
V _{OCL}	Current limit threshold	V _{TRIP} = 0.2	19	26	33		
		V _{TRIP} = 1.2 V	-160	-150	-140	mV	
V_{OCLN}	Negative current limit threshold	V _{TRIP} = 0.2 V	-33	-26	-19		
		Positive	3	15			
V _{AZCADJ}	Auto zero cross adjustable range	Negative		-15	-3	mV	
PROTEC	CTION: UVP and OVP						
V _{OVP}	OVP trip threshold	OVP detect	115%	120%	125%		
t _{OVPDEL}	OVP propagation delay time	VFB delay with 50-mV overdrive		1		μs	
V _{UVP}	Output UVP trip threshold time	UVP detect	65%	70%	75%		
t _{UVPDEL}	Output UVP propagation delay time		0.8	1	1.2	ms	
tuvpen	Output UVP enable delay time	from EN to UVP workable, $R_{MODE} = 39 \text{ k}\Omega$	2.0	2.6	3.2	ms	
UVLO	•					1	
V _{UVVRE}		Wake up	4.00	4.20	4.32		
G UVVRE	VREG UVLO threshold	Hysteresis		0.25		V	
THERM	AL SHUTDOWN					 	
		Shutdown temperature ⁽³⁾		145			
T_{SDN}	Thermal shutdown threshold	Shuldown lemperature '		143		°C	

 ⁽²⁾ Not production tested. Test condition is V_{IN} = 12 V, V_{OUT}= 1.1 V, I_{OUT}= 5 A using application circuit shown in Figure 22.
 (3) Ensured by design. Not production tested.



6.6 Typical Characteristics

Inductor Values: IN06155: 1 μ H, 2.3 m Ω , HCB1175-501: 0.5 μ H, 0.29 m Ω




Submit Documentation Feedback

Copyright © 2010–2015, Texas Instruments Incorporated



Typical Characteristics (continued)


Inductor Values: IN06155: 1 μ H, 2.3 m Ω , HCB1175-501: 0.5 μ H, 0.29 m Ω



TEXAS INSTRUMENTS

Typical Characteristics (continued)

Inductor Values: IN06155: 1 $\mu H,\, 2.3$ m $\Omega,\, HCB1175\text{-}501\text{:}\ 0.5$ $\mu H,\, 0.29$ m Ω



Submit Documentation Feedback

Figure 17. Efficiency vs Output Current

Copyright © 2010–2015, Texas Instruments Incorporated

Figure 18. Efficiency vs Output Current




7 Detailed Description

7.1 Overview

The TPS53315 is a high-efficiency, single channel, synchronous buck converter suitable for low output voltage point-of-load applications in computing and similar digital consumer applications. The device features proprietary D-CAP™ mode control combined with an adaptive on-time architecture. This combination is ideal for building modern low duty ratio, ultra-fast load step response DC-DC converters. The output voltage ranges from 0.6 V to 5.5 V. The conversion input voltage range is from 3 V up to 15 V. The D-CAP™ mode uses the ESR of the output capacitor(s) to sense the device current. One advantage of this control scheme is that it does not require an external phase compensation network. This allows a simple design with a low external component count. Eight preset switching frequency values can be chosen using a resistor connected from the RF pin to ground or the VREG pin. Adaptive on-time control tracks the preset switching frequency over a wide input and output voltage range while allowing the switching frequency to increase at the step-up of the load.

The TPS53315 has a MODE pin to select between auto-skip mode and forced continuous conduction mode (FCCM) for light load conditions. The MODE pin also sets the selectable soft-start time ranging from 0.7 ms to 5.6 ms.

7.2 Functional Block Diagram



Submit Documentation Feedback



7.3 Feature Description

7.3.1 Adaptive On-Time D-CAP™ Control

The TPS53315 does not have a dedicated oscillator to determine switching frequency. However, the device operates with pseudo-constant frequency by feed-forwarding the input and output voltages into the on-time one-shot timer. The adaptive on-time control adjusts the on-time to be inversely proportional to the input voltage and

proportional to the output voltage
$$\left(t_{ON} \propto \frac{V_{OUT}}{V_{IN}}\right)$$
.


This makes the switching frequency fairly constant in steady state conditions over a wide input voltage range. The switching frequency is selectable from eight preset values by a resistor connected between the RF pin and GND or between the RF pin and the VREG pin as shown in Table 1. Leaving the resistance open sets the switching frequency to 500 kHz.

Table 1. Resistor and Switching Frequency

RESISTOR (R _{RF}) CONNECTIONS	SWITCHING FREQUENCY (kHz)
0 Ω to GND	250
187 kΩ to GND	300
619 kΩ to GND	400
Open	500
866 kΩ to VREG	600
309 kΩ to VREG	750
124 kΩ to VREG	850
0 Ω to VREG	970

The off-time is modulated by a PWM comparator. The VFB node voltage (the mid-point of resistor divider) is compared to the internal 0.6-V reference voltage added with a ramp signal. When the signal values match, the PWM comparator asserts a set signal to terminate the off-time (turn off the low-side MOSFET and turn on high-side MOSFET). The *set* signal is valid if the inductor current level is below the OCP threshold, otherwise the off-time is extended until the current level falls below the threshold.

Figure 19 and Figure 20 show two on-time control schemes.





7.3.2 Small Signal Model

From small-signal loop analysis, a buck converter using D-CAP™ mode can be simplified as shown in Figure 21.




Figure 21. Simplified Modulator Model

The output voltage is compared with the internal reference voltage (ramp signal is ignored here for simplicity). The PWM comparator determines the timing to turn on the high-side MOSFET. The gain and speed of the comparator can be assumed high enough to keep the voltage at the beginning of each on-cycle substantially constant.

$$H(s) = \frac{1}{s \times ESR \times C_{OUT}}$$
(1)

For the loop stability, the 0 dB frequency, f_0 , defined in Equation 2 must be lower than $\frac{1}{4}$ of the switching frequency.

$$f_0 = \frac{1}{2\pi \times ESR \times C_{OUT}} \le \frac{f_{SW}}{4}$$
 (2)

According to Equation 2, the loop stability of D-CAPTM mode modulator is mainly determined by the capacitor chemistry. For example, specialty polymer capacitors (SP-CAP) have C_{OUT} on the order of several 100 μ F and ESR in range of 10 m Ω . These makes f_0 on the order of 100 kHz or less and the loop is stable. However, ceramic capacitors have an f_0 at more than 700 kHz, and need special care when used with this modulator. An application circuit using ceramic capacitors is described in *External Component Selection When Using All Ceramic Output Capacitors* section.

7.3.3 Ramp Signal

The TPS53315 adds a ramp signal to the 0.6-V reference in order to improve jitter performance. The feedback voltage is compared with the reference information to keep the output voltage in regulation. By adding a small ramp signal to the reference, the signal-to-noise ratio at the onset of a new switching cycle is improved. Therefore the operation becomes less jittery and more stable. The ramp signal is controlled to start with –7 mV at the beginning of an on-cycle and becomes 0 mV at the end of an off-cycle in steady state.



7.3.4 Auto-Skip Eco-mode™ Light Load Operation

While the MODE pin is pulled low via R_{MODE} , the TPS53315 automatically reduces the switching frequency at light-load conditions to maintain high efficiency. Detailed operation is described as follows. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to the point that its rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The synchronous MOSFET is turned off when this zero inductor current is detected. As the load current further decreases, the converter runs into discontinuous conduction mode (DCM). The on-time is maintained as it was in the continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. The transition point to the light-load operation $I_{\text{OUT(LL)}}$ (i.e., the threshold between continuous and discontinuous conduction mode) can be calculated as shown in Equation 3.

$$I_{OUT(LL)} = \frac{1}{2 \times L \times f_{SW}} \times \frac{\left(V_{IN} - V_{OUT}\right) \times V_{OUT}}{V_{IN}}$$

where

• f_{SW} is the PWM switching frequency

(3)

Switching frequency versus output current in the light load condition is a function of L, V_{IN} and V_{OUT} , but it decreases almost proportionally to the output current from the $I_{OUT(LL)}$ given in Equation 3. For example, it is 60 kHz at $I_{OUT(LL)}$ /5 if the frequency setting is 300 kHz.

7.3.5 Adaptive Zero Crossing

The TPS53315 has an adaptive zero crossing circuit which performs optimization of the zero inductor current detection at skip mode operation. This function pursues ideal low-side MOSFET turning off timing and compensates inherent offset voltage of the Z-C comparator and delay time of the Z-C detection circuit. It prevents SW-node swing-up caused by postponed detection and minimizes diode conduction period caused by premature detection. As a result, better light-load efficiency is delivered.

7.3.6 Forced Continuous Conduction Mode

When the MODE pin is tied to PGOOD through a resistor, the controller keeps continuous conduction mode (CCM) during light-load conditions. In this mode, the switching frequency is maintained over the entire load range which is suitable for applications needing tight control of the switching frequency at a cost of lower efficiency.

7.3.7 Power Good

The TPS53315 has powergood output that indicates high when switcher output is within the target. The powergood function is activated after soft-start has finished. If the output voltage becomes within +10% or -5% of the target value, internal comparators detect the powergood state and the powergood signal becomes high after a 1-ms internal delay. If the output voltage goes outside of +15% or -10% of the target value, the power-good signal becomes low after two microsecond (2- μ s) internal delay. The powergood output is an open drain output and must be pulled up externally.

In order for the PGOOD logic to be valid, the VDD input must be higher than 1 V. To avoid invalid PGOOD logic before the TPS53315 is powered up, it is recommended the PGOOD be pull to VREG (either directly or through a resistor divider) because VREG remains low when the device is off.



7.3.8 Current Sense and Overcurrent Protection

TPS53315 has cycle-by-cycle overcurrent limiting control. The inductor current is monitored during the *OFF* state and the controller maintains the *OFF* state during the period in that the inductor current is larger than the overcurrent trip level. In order to provide both good accuracy and cost effective solution, TPS53315 supports temperature compensated MOSFET $R_{DS(on)}$ sensing. The TRIP pin should be connected to GND through the trip voltage setting resistor, RT_{RIP} . The TRIP pin sources I_{TRIP} current, which is 10 μ A typically at room temperature, and the trip level is set to the OCL trip voltage V_{TRIP} as shown in Equation 4.

$$V_{TRIP}(mV) = R_{TRIP}(k\Omega) \times I_{TRIP}(\mu A)$$
(4)

The inductor current is monitored by the voltage between the GND pin and the SW pin so that the SW pin should be connected to the drain terminal of the low-side MOSFET properly. I_{TRIP} has 4700 ppm/°C temperature slope to compensate the temperature dependency of the $R_{DS(on)}$. The GND pin is used as the positive current sensing node. The GND pin should be connected to the proper current sensing device, (for example, the source terminal of the low-side MOSFET.)

As the comparison is done during the *OFF* state, V_{TRIP} sets the valley level of the inductor current. Thus, the load current at the overcurrent threshold, I_{OCP}, can be calculated as shown in Equation 5.

$$I_{OCP} = \frac{V_{TRIP}}{\left(8 \times R_{DS(on)}\right)} + \frac{I_{IND(ripple)}}{2} = \frac{V_{TRIP}}{\left(8 \times R_{DS(on)}\right)} + \frac{1}{2 \times L \times f_{SW}} \times \frac{\left(V_{IN} - V_{OUT}\right) \times V_{OUT}}{V_{IN}}$$
(5)

In an overcurrent condition, the current to the load exceeds the current to the output capacitor, therefore the output voltage tends to decrease. Eventually, it crosses the undervoltage protection threshold and shuts down. After a hiccup delay (16 ms with 0.7-ms sort-start), the controller restarts. If the overcurrent condition remains, the procedure is repeated and the device enters hiccup mode.

During CCM, the negative current limit (NCL) protects the internal FET from carrying too much current. The NCL detect threshold is set as the same absolute value as positive OCL but negative polarity. Note that the threshold continues to represent the valley value of the inductor current.

7.3.9 Overvoltage and Undervoltage Protection

The TPS53315 monitors a resistor divided feedback voltage to detect overvoltage and undervoltage. When the feedback voltage becomes lower than 70% of the target voltage, the UVP comparator output goes high and an internal UVP delay counter begins counting. After 1 ms, TPS53315 latches OFF both high-side and low-side MOSFETs drivers. The controller restarts after a hiccup delay (16 ms with 0.7-ms soft-start). This function is enabled 1.5 ms after the soft-start is completed.

When the feedback voltage becomes higher than 120% of the target voltage, the OVP comparator output goes high and the circuit latches OFF the high-side MOSFET driver and latches ON the low-side MOSFET driver. The output voltage decreases. If the output voltage reaches the UV threshold, then both high-side MOSFET and low-side MOSFET driver is OFF and the device restarts after a hiccup delay. If the OV condition remains, both high-side MOSFET and low-side MOSFET driver remains OFF until the OV condition is removed.

7.3.10 UVLO Protection

The TPS53315 uses VREG undervoltage lockout protection (UVLO). When the VREG voltage is lower than the UVLO threshold voltage, the switch mode power supply shuts off. This is a non-latch protection.

7.3.11 Thermal Shutdown

TPS53315 includes a temperature monitoring feature. If the temperature exceeds the threshold value (typically 145°C), TPS53315 shuts off. When the temperature falls approximately 10°C below the threshold value, the device turns on again. This is a non-latch protection.



7.4 Device Functional Modes

7.4.1 Enable and Soft-Start

When the EN pin voltage rises above the enable threshold voltage (typically 1.2 V), the controller enters its start-up sequence. The internal LDO regulator starts immediately and regulates to 5 V at the VREG pin. The controller then uses the first 250 µs to calibrate the switching frequency setting resistance attached to the RF pin and stores the switching frequency code in internal registers. However, switching is inhibited during this phase. In the second phase, an internal DAC starts ramping up the reference voltage from 0 V to 0.6 V. Depending on the MODE pin setting, the ramping up time varies from 0.7 ms to 5.6 ms. Smooth and constant ramp-up of the output voltage is maintained during start-up regardless of load current.

Table 2. Soft-Start and MODE

MODE SELECTION	ACTION	SOFT-START TIME (ms)	R _{MODE} (kΩ)
		0.7	39
Auto Clain	Pull down to GND	1.4	100
Auto Skip		2.8	200
		5.6	475
	Connect to PGOOD	0.7	39
Forced CCM ⁽¹⁾		1.4	100
Forced CCIVITY		2.8	200
		5.6	475

⁽¹⁾ The device transitions into FCCM after the PGOOD pin goes high.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS53315 is a high-efficiency, single channel, synchronous buck converter suitable for low output voltage point-of-load applications in computing and similar digital consumer applications. The device features proprietary D-CAP™ mode control combined with an adaptive on-time architecture. This combination is ideal for building modern low duty ratio, ultra-fast load step response DC-DC converters. The output voltage ranges from 0.6 V to 5.5 V. The conversion input voltage range is from 3 V up to 15 V. The D-CAP™ mode uses the ESR of the output capacitor(s) to sense the device current. One advantage of this control scheme is that it does not require an external phase compensation network. This allows a simple design with a low external component count. Eight preset switching frequency values can be chosen using a resistor connected from the RF pin to ground or the VREG pin. Adaptive on-time control tracks the preset switching frequency over a wide input and output voltage range while allowing the switching frequency to increase at the step-up of the load.

8.2 Typical Application

8.2.1 Typical Application Circuit Diagram




Figure 22. Typical Application Circuit Diagram



Typical Application (continued)

8.2.1.1 Design Requirements

Table 3 lists the design requirements for the typical application.

Table 3. Design Parameters

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT CH	HARACTERISTICS					
V _{IN}	Voltage range		14	V		
	Maximum Input current	V _{IN} = 8 V, I _{OUT} = 12 A		1.4		Α
I _{MAX}	No load input current	V _{IN} = 14 V, I _{OUT} = 0 A with auto-skip mode		1		mA
OUTPUT	CHARACTERISTICS					
	Output voltage			1.5		V
V_{OUT}		Line regulation, 8 V ≤ V _{IN} ≤ 15 V		0.1%		
VOUI	Output voltage regulation	Load regulation, $V_{IN} = 12 \text{ V}$, $0 \text{ A} \le I_{OUT} \le 12 \text{ A}$ with FCCM		0.2%		
V _{RIPPLE}	Output voltage ripple	V _{IN} = 12 V, I _{OUT} = 12 A with FCCM		20		mV_{PP}
I_{LOAD}	Output load current		0		12	Α
I _{OCP}	Output overcurrent threshold			15		Α
t _{SS}	Soft-start time			1.4		ms
SYSTEMS	S CHARACTERISTICS				•	
f _{SW}	Switching frequency			500		kHz
n	Peak efficiency	V _{IN} = 12 V, V _{OUT} = 1.1 V, I _{OUT} = 6 A		85.07%		
η	Full load efficiency	V _{IN} = 12 V, V _{OUT} = 1.1 V, I _{OUT} = 12 A		80.23%		
T _A	Operating temperature			25		°C

8.2.1.2 Detailed Design Procedure

Refer to the *External Component Selection When Using All Ceramic Output Capacitors* section for guidelines for this design with all ceramic output capacitors.

The external components selection is a simple process when using organic semiconductors or special polymer output capacitors.

8.2.1.2.1 Step 1: Select Operation Mode and Soft-Start Time

Select operation mode and soft-start time using Table 2.

8.2.1.2.2 Step 2: Select Switching Frequency

Select the switching frequency from 250 kHz to 1 MHz using Table 1.

8.2.1.2.3 Step 3: Select the Inductance

The inductance value should be determined to give the ripple current of approximately 1/4 to 1/2 of maximum output current. Larger ripple current increases output ripple voltage and improves signal-to-noise ratio and helps ensure stable operation, but increases inductor core loss. Using 1/3 ripple current to maximum output current ratio, the inductance can be determined by Equation 6.

The inductor requires a low DCR to achieve good efficiency. It also requires enough room above peak inductor current before saturation. The peak inductor current can be estimated in Equation 7.

$$L = \frac{1}{I_{IND(ripple)} \times f_{SW}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}} = \frac{3}{I_{OUT(max)} \times f_{SW}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}}$$
(6)



$$I_{IND(peak)} = \frac{V_{TRIP}}{8 \times R_{DS(on)}} + \frac{1}{L \times f_{SW}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}}$$
(7)

8.2.1.2.4 Step 4: Select Output Capacitors

When organic semiconductor capacitors or specialty polymer capacitors are used, for loop stability, capacitance and ESR should satisfy Equation 2. For jitter performance, Equation 8 is a good starting point to determine ESR.

$$\text{ESR} = \frac{V_{OUT} \times 10\,\text{mV} \times (1-D)}{0.6\,\text{V} \times I_{IND(ripple)}} = \frac{10\,\text{mV} \times L \times f_{SW}}{0.6\,\text{V}} = \frac{L \times f_{SW}}{60} \left(\Omega\right)$$

where

- · D is the duty factor
- the required output ripple slope is approximately 10 mV per t_{SW} (switching period) in terms of VFB terminal voltage
 (8)

8.2.1.2.5 Step 5: Determine the Voltage-Divider Resistance (R1 and R2)

The output voltage is programmed by the voltage-divider resistor, R1 and R2 shown in the *Small Signal Model* section. R1 is connected between VFB pin and the output, and R2 is connected between the VFB pin and GND. The recommended R2 value is between 1 k Ω and 20 k Ω . Determine R1 using Figure 21.

$$R1 = \frac{V_{OUT} - \frac{I_{IND(ripple)} \times ESR}{2} - 0.6}{0.6} \times R2$$
(9)

8.2.1.2.6 Step 6: Select the Overcurrent Resistance (R_{TRIP})


The overcurrent setting resistor, R_{TRIP}, can be determined by Equation 10.

$$R_{TRIP}(k\Omega) = \frac{\left(I_{OCP} - \left(\frac{1}{2 \times L \times f_{SW}}\right) \times \frac{\left(V_{IN} - V_{OUT}\right) \times V_{OUT}}{V_{IN}}\right) \times 8 \times R_{DS(on)}(m\Omega)}{I_{TRIP}(\mu A)}$$

where

- I_{TRIP} is the TRIP pin sourcing current (10 μA)
- $R_{DS(on)}$ is the thermally compensated on-time resistance value of the low-side MOSFET which is 7 m Ω (10)

8.2.1.3 Application Curves





8.2.2 Typical Application Circuit Diagram With Ceramic Output Capacitors




Figure 25. Typical Application Circuit Diagram with Ceramic Output Capacitors

8.2.2.1 Design Requirements

Table 4 lists the design requirements for the typical application with ceramic output capacitors.

Table 4. Design Parameters

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT						
HARACTERISTICS											
Voltage range		8	12	14	V						
Maximum Input current	V _{IN} = 8 V, I _{OUT} = 12 A		1.4		Α						
No load input current	V _{IN} = 14 V, I _{OUT} = 0 A with auto-skip mode		1		mA						
CHARACTERISTICS				·							
Output voltage			1.5		V						
Output voltage regulation	Line regulation, 8 V ≤ V _{IN} ≤ 15 V		0.1%								
	Load regulation, V _{IN} = 12 V, 0 A ≤ I _{OUT} ≤ 12 A with FCCM		0.2%								
Output voltage ripple	V _{IN} = 12 V, I _{OUT} = 12 A with FCCM		20		mV_{PP}						
Output load current		0		12	Α						
Output overcurrent threshold			15		А						
Soft-start time			1.4		ms						
S CHARACTERISTICS				·							
Switching frequency			500		kHz						
Peak efficiency	V _{IN} = 12 V, V _{OUT} = 1.1 V, I _{OUT} = 6 A		85.07%								
Full load efficiency	V _{IN} = 12 V, V _{OUT} = 1.1 V, I _{OUT} = 12 A		80.23%								
Operating temperature			25		°C						
	Voltage range Maximum Input current No load input current CHARACTERISTICS Output voltage Output voltage regulation Output voltage ripple Output load current Output overcurrent threshold Soft-start time CHARACTERISTICS Switching frequency Peak efficiency Full load efficiency	HARACTERISTICSVoltage range $V_{IN} = 8 \text{ V}$, $I_{OUT} = 12 \text{ A}$ Maximum Input current $V_{IN} = 14 \text{ V}$, $I_{OUT} = 0 \text{ A}$ with auto-skip modeCHARACTERISTICSOutput voltageLine regulation, $8 \text{ V} \le V_{IN} \le 15 \text{ V}$ Output voltage regulationLoad regulation, $V_{IN} = 12 \text{ V}$, $0 \text{ A} \le I_{OUT} \le 12 \text{ A}$ with FCCMOutput voltage ripple $V_{IN} = 12 \text{ V}$, $I_{OUT} = 12 \text{ A}$ with FCCMOutput load currentOutput overcurrent thresholdSoft-start timeSCHARACTERISTICSSwitching frequency $V_{IN} = 12 \text{ V}$, $V_{OUT} = 1.1 \text{ V}$, $I_{OUT} = 6 \text{ A}$ Full load efficiency $V_{IN} = 12 \text{ V}$, $V_{OUT} = 1.1 \text{ V}$, $I_{OUT} = 12 \text{ A}$	PARAMETERTEST CONDITIONSMINHARACTERISTICSVoltage range8Maximum Input current $V_{IN} = 8 \text{ V}$, $I_{OUT} = 12 \text{ A}$ No load input current $V_{IN} = 14 \text{ V}$, $I_{OUT} = 0 \text{ A}$ with auto-skip modeCHARACTERISTICSOutput voltageLine regulation, $8 \text{ V} \le \text{V}_{IN} \le 15 \text{ V}$ Output voltage regulationLoad regulation, $V_{IN} = 12 \text{ V}$, $V_{IN} = 12 \text{ A}$ with FCCMOutput voltage ripple $V_{IN} = 12 \text{ V}$, $V_{IN} = 12 \text{ A}$ with FCCMOutput load current0Output overcurrent threshold0Soft-start time0ScharacteristicsSwitching frequencyPeak efficiency $V_{IN} = 12 \text{ V}$, $V_{OUT} = 1.1 \text{ V}$, $V_{OUT} = 6 \text{ A}$ Full load efficiency $V_{IN} = 12 \text{ V}$, $V_{OUT} = 1.1 \text{ V}$, $V_{OUT} = 12 \text{ A}$	PARAMETERTEST CONDITIONSMINTYPHARACTERISTICSVoltage range812Maximum Input current $V_{IN} = 8 \text{ V}$, $I_{OUT} = 12 \text{ A}$ 1.4No load input current $V_{IN} = 14 \text{ V}$, $I_{OUT} = 0 \text{ A}$ with auto-skip mode1CHARACTERISTICSOutput voltage1.5Output voltage regulationLine regulation, $8 \text{ V} \leq \text{V}_{IN} \leq 15 \text{ V}$ 0.1%Output voltage ripple $V_{IN} = 12 \text{ V}$,	PARAMETERTEST CONDITIONSMINTYPMAXHARACTERISTICSVoltage range81214Maximum Input current $V_{IN} = 8 \text{ V}$, $I_{OUT} = 12 \text{ A}$ 1.41.4No load input current $V_{IN} = 14 \text{ V}$, $I_{OUT} = 0 \text{ A}$ with auto-skip mode1CHARACTERISTICSOutput voltage1.5Line regulation, $8 \text{ V} \leq \text{V}_{IN} \leq 15 \text{ V}$ 0.1%Load regulation, $V_{IN} = 12 \text{ V}$, $0 \text{ A} \leq I_{OUT} \leq 12$ Output voltage ripple $V_{IN} = 12 \text{ V}$, $I_{OUT} = 12 \text{ A}$ with FCCMOutput load current012Output overcurrent threshold15Soft-start time3CHARACTERISTICSSwitching frequency500Peak efficiency $V_{IN} = 12 \text{ V}$, $V_{OUT} = 1.1 \text{ V}$, $I_{OUT} = 6 \text{ A}$ 85.07%Full load efficiency $V_{IN} = 12 \text{ V}$, $V_{OUT} = 1.1 \text{ V}$, $I_{OUT} = 12 \text{ A}$ 80.23%						



8.2.2.2 Detailed Design Procedure

Refer to the *External Component Selection When Using All Ceramic Output Capacitors* section for guidelines for this design with all ceramic output capacitors.

The external components selection is a simple process when using organic semiconductors or special polymer output capacitors.

8.2.2.2.1 Step 1: Select Operation Mode and Soft-Start Time

Select operation mode and soft-start time using Table 2.

8.2.2.2.2 Step 2: Select Switching Frequency

Select the switching frequency from 250 kHz to 1 MHz using Table 1.

8.2.2.2.3 Step 3: Select the Inductance

The inductance value should be determined to give the ripple current of approximately 1/4 to 1/2 of maximum output current. Larger ripple current increases output ripple voltage and improves signal-to-noise ratio and helps ensure stable operation, but increases inductor core loss. Using 1/3 ripple current to maximum output current ratio, the inductance can be determined by Equation 6.

The inductor requires a low DCR to achieve good efficiency. It also requires enough room above peak inductor current before saturation. The peak inductor current can be estimated in Equation 7.

$$L = \frac{1}{I_{\text{IND(ripple)}} \times f_{\text{SW}}} \times \frac{\left(V_{\text{IN(max)}} - V_{\text{OUT}}\right) \times V_{\text{OUT}}}{V_{\text{IN(max)}}} = \frac{3}{I_{\text{OUT(max)}} \times f_{\text{SW}}} \times \frac{\left(V_{\text{IN(max)}} - V_{\text{OUT}}\right) \times V_{\text{OUT}}}{V_{\text{IN(max)}}}$$

$$(11)$$

$$I_{IND(peak)} = \frac{V_{TRIP}}{8 \times R_{DS(on)}} + \frac{1}{L \times f_{SW}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}}$$
(12)

8.2.2.2.4 Step 4: Select Output Capacitance for Ceramic Capacitors

Refer to the *External Component Selection When Using All Ceramic Output Capacitors* section to select external components because ceramic output capacitors are used in this design.

8.2.2.2.5 Step 5: Select the Overcurrent Setting Resistance (R_{TRIP})

$$R_{TRIP}(k\Omega) = \frac{\left(I_{OCP} - \left(\frac{1}{2 \times L \times f_{SW}}\right) \times \frac{\left(V_{IN} - V_{OUT}\right) \times V_{OUT}}{V_{IN}}\right) \times 8 \times R_{DS(on)}\left(m\Omega\right)}{I_{TRIP}(\mu A)}$$

where

- I_{TRIP} is the TRIP pin sourcing current (10 μA)
- $R_{DS(on)}$ is the thermally compensated on-time resistance value of the low-side MOSFET which is 7 m Ω (13)

8.2.2.3 External Component Selection When Using All Ceramic Output Capacitors

When a ceramic output capacitor is used, the stability criteria in Equation 2 cannot be satisfied. The ripple injection approach as shown in Figure 25 is implemented to increase the ripple on the VFB pin and make the system stable. In addition to the selections made using Step 1: Select Operation Mode and Soft-Start Time through Step 5: Select the Overcurrent Setting Resistance (R_{TRIP}), use the information in the External Component Selection When Using All Ceramic Output Capacitors section to select the ripple injection components. The C2 value can be fixed at 1 nF. Select a value for C1 between 10 nF and 200 nF.

$$\frac{L \times C_{OUT}}{R7 \times C1} > N \times \frac{t_{ON}}{2}$$

where

N is the coefficient to account for L and C_{OUT} variation.

(14)



N is also used to provide enough margin for stability. It is recommended N = 2 for $V_{OUT} \le 1.8$ V and N = 4 for $V_{OUT} \ge 3.3$ V or when L ≤ 250 nH. The higher V_{OUT} needs a higher N value because the effective output capacitance is reduced significantly with higher DC bias. For example, a 6.3-V, 22- μ F ceramic capacitor may have only 8 μ F of effective capacitance when biased at 5 V.

Because the VFB pin voltage is regulated at the valley, the increased ripple on the VFB pin causes the increase of the VFB DC value. The AC ripple coupled to the VFB pin has two components, one coupled from SW node and the other coupled from the VOUT pin and they can be calculated using Equation 15 and Equation 16 when neglecting the output voltage ripple caused by equivalent series inductance (ESL).

$$V_{INJ_SW} = \frac{V_{IN} - V_{OUT}}{R7 \times C1} \times \frac{D}{f_{SW}}$$
(15)

$$V_{INJ_OUT} = ESR \times I_{IND(ripple)} + \frac{I_{IND(ripple)}}{8 \times C_{OUT} \times f_{SW}}$$
(16)

It is recommended that V_{INJ_SW} to be less than 50 mV. If the calculated V_{INJ_SW} is higher than 50 mV, then other parameters must be adjusted to reduce it. For example, C_{OUT} can be increased to satisfy Equation 14 with a higher R7 value, thereby reducing V_{INJ_SW} .


The DC voltage at the VFB pin can be calculated by Equation 17:


$$V_{VFB} = 0.6 + \frac{V_{INJ_SW} + V_{INJ_OUT}}{2}$$
 (17)

And the resistor divider value can be determined by Equation 18:

$$R1 = \frac{V_{OUT} - V_{VFB}}{V_{VFB}} \times R2 \tag{18}$$

8.2.2.4 Application Curves







Submit Documentation Feedback

Copyright © 2010–2015, Texas Instruments Incorporated









9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 3 V and 15 V (4.5-V to 25-V biased). This input supply must be well regulated. Proper bypassing of input supplies and internal regulators is also critical for noise performance, as is PCB layout and grounding scheme. See the recommendations in the *Layout* section.

Submit Documentation Feedback

Copyright © 2010–2015, Texas Instruments Incorporated



10 Layout

10.1 Layout Guidelines

Certain points must be considered before starting a layout work using the TPS53315.

- The power components (including input/output capacitors, inductor and TPS53315) should be placed on one side of the PCB (solder side). Other small signal components should be placed on another side (component side). At least one inner plane should be inserted, connected to ground, in order to shield and isolate the small signal traces from noisy power lines.
- All sensitive analog traces and components such as VFB, PGOOD, TRIP, MODE and RF should be placed away from high-voltage switching nodes such as LL, VBST to avoid coupling. Use internal layer(s) as ground plane(s) and shield feedback trace from power traces and components.
- Place the VIN decoupling capacitors as close to the VIN and PGND pins as possible to minimize the input AC current loop.
- Since the TPS53315 controls output voltage referring to voltage across the V_{OUT} capacitor, the top-side resistor of the voltage divider should be connected to the positive node of VOUT capacitor. In a same manner both bottom side resistor and GND pad of the device should be connected to the negative node of V_{OUT} capacitor. The trace from these resistors to the VFB pin should be short and thin. Place on the component side and avoid via(s) between these resistors and the device.
- Connect the overcurrent setting resistors from TRIP pin to ground and make the connections as close as possible to the device. The trace from TRIP pin to resistor and from resistor to ground should avoid coupling to a high-voltage switching node.
- Connect the frequency setting resistor from RF pin to ground, or to the VREG pin, and make the connections as close as possible to the device. The trace from the RF pin to the resistor and from the resistor to ground should avoid coupling to a high-voltage switching node.
- Connect the MODE setting resistor from MODE pin to ground, or to the PGOOD pin, and make the
 connections as close as possible to the device. The trace from the MODE pin to the resistor and from the
 resistor to ground should avoid coupling to a high-voltage switching node.
- The PCB trace defined as switch node, which connects the LL pins and high-voltage side of the inductor, should be as short and wide as possible.



10.2 Layout Example





Figure 38. Layout Recommendation

10.3 Thermal Considerations

Figure 39 shows the thermal signature of the TPS53315 EVM at a switching frequency of 500 kHz. Figure 40 shows the thermal signature of the TPS53315 EVM at a switching frequency of 650 kHz





11 Device and Documentation Support

11.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.2 Trademarks

Eco-mode, D-CAP, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

6-Feb-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS53315RGFR	ACTIVE	VQFN	RGF	40	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 53315	Samples
TPS53315RGFT	ACTIVE	VQFN	RGF	40	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 53315	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





6-Feb-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 31-Dec-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS53315RGFR	VQFN	RGF	40	3000	330.0	16.4	5.25	7.25	1.45	8.0	16.0	Q1
TPS53315RGFT	VQFN	RGF	40	250	180.0	16.4	5.25	7.25	1.45	8.0	16.0	Q1


PACKAGE MATERIALS INFORMATION

www.ti.com 31-Dec-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS53315RGFR	VQFN	RGF	40	3000	367.0	367.0	38.0
TPS53315RGFT	VQFN	RGF	40	250	210.0	185.0	35.0



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5—1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-leads (QFN) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding lands and the exposed thermal pad features and dimensions.
 - F. Falls within JEDEC MO-220.



RGF (R-PVQFN-N40)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View
Exposed Thermal Pad Dimensions


4206345-7/N 01/14

NOTE: A. All linear dimensions are in millimeters



RGF (R-PVQFN-N40)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated