

LMH6639 190MHz Rail-to-Rail Output Amplifier with Disable

Check for Samples: LMH6639

FEATURES

- (V_s = 5V, Typical Values Unless Specified)
- Supply Current (No Load) 3.6mA
- Supply Current (Off Mode) 400µA
- Output Resistance (Closed Loop 1MHz) 0.186Ω
- -3dB BW (A_V = 1) 190MHz
- Settling Time 33nsec
- Input Common Mode Voltage -0.2V to 4V
- Output Voltage Swing 40mV from Rails
- Linear Output Current 110mA
- Total Harmonic Distortion -60dBc
- Fully Characterized for 3V, 5V and ±5V
- No Output Phase Reversal with CMVR Exceeded
- Excellent Overdrive Recovery
- Off Isolation 1MHz –70dB
- Differential Gain 0.12%
- Differential Phase 0.045°

APPLICATIONS

- Active Filters
- CD/DVD ROM
- ADC Buffer Amplifier
- Portable Video
- Current Sense Buffer

DESCRIPTION

The LMH6639 is a voltage feedback operational amplifier with a rail-to-rail output drive capability of 110mA. Employing TI's patented VIP10 process, the LMH6639 delivers a bandwidth of 190MHz at a current consumption of only 3.6mA. An input common mode voltage range extending to 0.2V below the V⁻ and to within 1V of V⁺, makes the LMH6639 a true single supply op-amp. The output voltage range extends to within 30mV of either supply rail providing the user with a dynamic range that is especially desirable in low voltage applications.

The LMH6639 offers a slew rate of 172V/us resulting in a full power bandwidth of approximately 28MHz. The LMH6639 also offers protection for the input transistors by using two anti-parallel diodes and a series resistor connected across the inputs. The TON value of 83nsec combined with a settling time of 33nsec makes this device ideally suited for multiplexing applications (see application note for details). Careful attention has been paid to ensure device stability under all operating voltages and modes. The result is a very well behaved frequency response characteristic for any gain setting including +1, and excellent specifications for driving video cables including harmonic distortion of -60dBc, differential gain of 0.12% and differential phase of 0.045°



Figure 1. Typical Single Supply Schematic

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

LMH6639

SNOS989G - JANUARY 2002 - REVISED MARCH 2013

www.ti.com

RUMENTS

XAS



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings⁽¹⁾⁽²⁾

ESD Tolerance		2KV ⁽³⁾
		200V ⁽⁴⁾
V _{IN} Differential		±2.5V
Input Current		±10mA
Supply Voltage $(V^+ - V^-)$	13.5V	
Voltage at Input/Output pins		V ⁺ +0.8V, V ⁻ -0.8V
Storage Temperature Range		-65°C to +150°C
Junction Temperature ⁽⁵⁾⁽⁶⁾		+150°C
Soldering Information	Infrared or Convection (20 sec)	235°C
	Wave Soldering (10 sec)	260°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.

- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) Human body model, $1.5k\Omega$ in series with 100pF.

(4) Machine Model, 0Ω in series with 200pF.

(5) The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly onto a PC board.

(6) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

Operating Ratings⁽¹⁾

Supply Voltage (V ⁺ to V ⁻)		3V to 12V
Operating Temperature Range ⁽²⁾	−40°C to +85°C	
Package Thermal Resistance $(\theta_{JA})^{(2)}$	SOT-23-6	265°C/W
	SOIC-8	190°C/W

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.

(2) The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly onto a PC board.

3V Electrical Characteristics

Unless otherwise specified, all limits ensured for at $T_J = 25^{\circ}C$, $V^+ = 3V$, $V^- = 0V$, $V_O = V_{CM} = V^+/2$, and $R_L = 2k\Omega$ to $V^+/2$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions		Min ⁽¹⁾	Typ ⁽²⁾	Max ⁽¹⁾	Units
BW	-3dB BW	A _V = +1		120	170		N4L1-
		A _V = −1			63		IVITIZ
BW _{0.1dB}	0.1dB Gain Flatness	R_F = 2.65k Ω , R_L = 1k $\Omega,$			16.4		MHz
FPBW	Full Power Bandwidth	$A_V = +1, V_{OUT} = 2V_{PP}, -1c$ V ⁺ = 1.8V, V ⁻ = 1.2V	В		21		MHz
GBW	Gain Bandwidth product	A _V = +1			83		MHz
e _n	Input-Referred Voltage Noise	$R_F = 33k\Omega$	f = 10kHz		19		n)//v/Цт
			f = 1MHz		16		
i _n	Input-Referred Current Noise	$R_F = 1M\Omega$	f = 10kHz		1.30		
				0.36		prv vnz	
THD	Total Harmonic Distortion	$ f = 5MHz, V_O = 2V_{PP}, A_V = R_L = 1k\Omega \text{ to } V^+/2 $		-50		dBc	

(1) All limits are ensured by testing or statistical analysis.

(2) Typical values represent the most likely parametric norm.



3V Electrical Characteristics (continued)

Unless otherwise specified, all limits ensured for at $T_J = 25^{\circ}C$, $V^+ = 3V$, $V^- = 0V$, $V_O = V_{CM} = V^+/2$, and $R_L = 2k\Omega$ to $V^+/2$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min ⁽¹⁾	Typ ⁽²⁾	Max ⁽¹⁾	Units	
T _S	Settling Time	V _O = 2V _{PP} , ±0.1%		37		ns	
SR	Slew Rate	$A_V = -1^{(3)}$	120	167		V/µs	
V _{OS}	Input Offset Voltage			1.01	5 7	mV	
TC V _{OS}	Input Offset Average Drift	See ⁽⁴⁾		8		μV/°C	
IB	Input Bias Current	See ⁽⁵⁾		-1.02	-2.6 -3.5	μΑ	
I _{OS}	Input Offset Current			20	800 1000	nA	
R _{IN}	Common Mode Input Resistance	$A_V = +1$, f = 1kHz, $R_S = 1M\Omega$		6.1		MΩ	
C _{IN}	Common Mode Input Capacitance	$A_V = +1, R_S = 100 k\Omega$		1.35		pF	
CMVR Input Common-Mode Voltage Range		CMRR ≥ 50dB		-0.3	-0.2 - 0.1	V	
			1.8 1.6	2		v	
CMRR	Common Mode Rejection Ratio	See ⁽⁶⁾	72	93		dB	
A _{VOL}	Large Signal Voltage Gain	V_{O} = 2V_{PP}, R_{L} = 2k Ω to V ⁺ /2	80 76	100		dD	
		$V_0 = 2V_{PP}$, $R_L = 150\Omega$ to V ⁺ /2	74 70	78		uБ	
Vo	Output Swing	$R_L = 2k\Omega$ to V ⁺ /2, $V_{ID} = 200mV$	2.90	2.98			
High	High	$R_L = 150\Omega$ to V ⁺ /2, $V_{ID} = 200mV$	2.75	2.93		V	
		$R_L = 50\Omega$ to V ⁺ /2, $V_{ID} = 200mV$	2.6	2.85			
	Output Swing	$R_L = 2k\Omega$ to V ⁺ /2, $V_{ID} = -200mV$		25	75	_	
	Low	$R_L = 150\Omega$ to V ⁺ /2, $V_{ID} = -200$ mV		75	200	mV	
		$R_L = 50\Omega$ to V ⁺ /2, $V_{ID} = -200mV$		130	300		
I _{SC}	Output Short Circuit Current	Sourcing to V ⁺ /2 ⁽⁷⁾	50 35	120		m۸	
		Sinking to V ⁺ /2 ⁽⁷⁾	67 40	140			
I _{OUT}	Output Current	$V_{O} = 0.5V$ from either supply		99		mA	
PSRR	Power Supply Rejection Ratio	See ⁽⁶⁾	72	96		dB	
I _S	Supply Current (Enabled)	No Load		3.5	5.6 7.5	m 4	
	Supply Current (Disabled)			0.3	0.5 0.7	ma	
TH_SD	Threshold Voltage for Shutdown Mode			V ⁺ -1.59		V	
I_SD PIN	Shutdown Pin Input Current	SD Pin Connect to 0V ⁽⁸⁾		-13		μA	
T _{ON}	On Time After Shutdown			83		nsec	
T _{OFF}	Off Time to Shutdown			160		nsec	
R _{OUT}	Output Resistance Closed Loop	$R_F = 10k\Omega$, $f = 1kHz$, $A_V = -1$		27			
		$R_F = 10k\Omega$, $f = 1MHz$, $A_V = -1$		266		11122	

(3) Slew rate is the average of the rising and falling slew rates.

(4) Offset voltage average drift determined by dividing the change in V_{OS} at temperature extremes into the total temperature change.

(5) Positive current corresponds to current flowing into the device.

(6) $f \le 1 \text{ kHz}$ (see typical performance Characteristics)

(7) Short circuit test is a momentary test.

(8) Positive current corresponds to current flowing into the device.



www.ti.com

5V Electrical Characteristics

Unless otherwise specified, all limits ensured for at $T_J = 25^{\circ}C$, $V^+ = 5V$, $V^- = 0V$, $V_O = V_{CM} = V^+/2$, and $R_L = 2k\Omega$ to $V^+/2$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Condition	Min ⁽¹⁾	Typ ⁽²⁾	Max ⁽¹⁾	Units		
BW	−3dB BW	A _V = +1		130	190		N411-	
		A _V = -1			64		INIHZ	
BW _{0.1dB}	0.1dB Gain Flatness	$R_F = 2.51 k\Omega, R_L = 1 k\Omega,$			16.4		MHz	
FPBW	Full Power Bandwidth	$A_V = +1$, $V_{OUT} = 2V_{PP}$, -1	dB		28		MHz	
GBW	Gain Bandwidth Product	A _V = +1			86		MHz	
en	Input-Referred Voltage Noise	$R_F = 33k\Omega$	f = 10kHz		19		n)//\	
			f = 1MHz		16			
i _n	Input-Referred Current Noise	$R_F = 1M\Omega$	f = 10KHz		1.35			
			f = 1MHz		0.35		p-7/112	
THD	Total Harmonic Distortion	$ f = 5 MHz, V_O = 2 V_{PP}, A_V \\ R_L = 1 k \Omega \text{ to } V^+ / 2 $	= +2		-60		dBc	
DG	Differential Gain	NTSC, $A_V = +2$ $R_L = 150\Omega$ to V ⁺ /2			0.12		%	
DP	Differential Phase	NTSC, $A_V = +2$ $R_L = 150\Omega$ to V ⁺ /2			0.045		deg	
Τ _S	Settling Time	V _O = 2V _{PP} , ±0.1%			33		ns	
SR	Slew Rate	$A_V = -1^{(3)}$		130	172		V/µs	
V _{OS}	Input Offset Voltage				1.02	5 7	mV	
TC V _{OS}	Input Offset Average Drift	See ⁽⁴⁾			8		µV/°C	
I _B	Input Bias Current	See ⁽⁵⁾			-1.2	-2.6 -3.25	μΑ	
I _{OS}	Input Offset Current				20	800 1000	nA	
R _{IN}	Common Mode Input Resistance	A _V = +1, f = 1kHz, R _S = 1	MΩ		6.88		MΩ	
C _{IN}	Common Mode Input Capacitance	$A_V = +1, R_S = 100 k\Omega$			1.32		pF	
CMVR	Common-Mode Input Voltage Range	CMRR ≥ 50dB			-0.3	-0.2 - 0.1		
					4	3.8 3.6	V	
CMRR	Common Mode Rejection Ratio	See ⁽⁶⁾		72	95		dB	
A _{VOL}	Large Signal Voltage Gain	$V_{O} = 4V_{PP}$ $R_{L} = 2k\Omega$ to V ⁺ /2		86 82	100		ī	
		$V_{O} = 3.75V_{PP}$ R _L = 150 Ω to V ⁺ /2		74 70	77		ar ar	
Vo	Output Swing	$R_L = 2k\Omega$ to V ⁺ /2, $V_{ID} = 2k\Omega$	4.90	4.97				
	High	$R_L = 150\Omega$ to V ⁺ /2, V _{ID} = 2	200mV	4.65	4.90		V	
		$R_{L} = 50\Omega$ to V ⁺ /2, V _{ID} = 2	00mV	4.40	4.77			
	Output Swing	$R_L = 2k\Omega$ to V ⁺ /2, V _{ID} = -		25	100			
	Low	$R_L = 150\Omega$ to V ⁺ /2, V _{ID} =	-200mV		85	200	mV	
		$R_L = 50\Omega$ to V ⁺ /2, $V_{ID} = -$	200mV		190	400		

All limits are ensured by testing or statistical analysis.
Typical values represent the most likely parametric norm.

(3) Slew rate is the average of the rising and falling slew rates.

Offset voltage average drift determined by dividing the change in V_{OS} at temperature extremes into the total temperature change. (4)

Positive current corresponds to current flowing into the device. (5)

(6) f ≤ 1kHz (see typical performance Characteristics)

4 Submit Documentation Feedback



5V Electrical Characteristics (continued)

Unless otherwise specified, all limits ensured for at $T_J = 25^{\circ}C$, $V^+ = 5V$, $V^- = 0V$, $V_O = V_{CM} = V^+/2$, and $R_L = 2k\Omega$ to $V^+/2$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур ⁽²⁾	Max ⁽¹⁾	Units	
I _{SC}	Output Short Circuit Current	Sourcing to V ⁺ /2 ⁽⁷⁾	100 79	160			
		Sinking from V ⁺ /2 ⁽⁷⁾	120 85	190		mA	
I _{OUT}	Output Current	$V_{O} = 0.5V$ from either supply		110		mA	
PSRR	Power Supply Rejection Ratio	See ⁽⁶⁾	72	96		dB	
I _S	Supply Current (Enabled)	No Load		3.6	5.8 8.0		
	Supply Current (Disabled)			0.40	0.8 1.0	mA	
TH_SD	Threshold Voltage for Shutdown Mode			V ⁺ -1.65		V	
I_SD PIN	Shutdown Pin Input Current	SD Pin Connected to 0V ⁽⁵⁾		-30		μA	
T _{ON}	On Time after Shutdown			83		nsec	
T _{OFF}	Off Time to Shutdown			160		nsec	
R _{OUT}	Output Resistance Closed Loop	$R_F = 10k\Omega$, $f = 1kHz$, $A_V = -1$		29			
		$R_F = 10k\Omega$, f = 1MHz, $A_V = -1$		253		- mΩ	

(7) Short circuit test is a momentary test.

±5V Electrical Characteristics

Unless otherwise specified, all limits ensured for at $T_J = 25^{\circ}C$, $V_{SUPPLY} = \pm 5V$, $V_O = V_{CM} = GND$, and $R_L = 2k\Omega$ to V⁺/2. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions		Min ⁽¹⁾	Typ ⁽²⁾	Max ⁽¹⁾	Units	
BW	-3dB BW	A _V = +1		150	228			
		A _V = −1			65		IVIEZ	
BW _{0.1dB}	0.1dB Gain Flatness	$R_F = 2.26k\Omega, R_L = 1k\Omega$			18		MHz	
FPBW	Full Power Bandwidth	$A_V = +1$, $V_{OUT} = 2V_{PP}$, -	1dB		29		MHz	
GBW	Gain Bandwidth Product	A _V = +1			90		MHz	
e _n	Input-Referred Voltage Noise	$R_F = 33k\Omega$	f = 10kHz		19		~\//v	
			f = 1MHz		16			
i _n	Input-Referred Current Noise	$R_F = 1M\Omega$ f = 10kHz			1.13			
			f = 1MHz		0.34			
THD	Total Harmonic Distortion	$ f = 5MHz, V_O = 2V_{PP}, A_V \\ R_L = 1k\Omega $	= +2,		-71.2		dBc	
DG	Differential Gain	NTSC, $A_V = +2$ $R_L = 150\Omega$			0.11		%	
DP	Differential Phase	NTSC, $A_V = +2$ $R_L = 150\Omega$			0.053		deg	
T _S	Settling Time	$V_{O} = 2V_{PP}, \pm 0.1\%$			33		ns	
SR	Slew Rate	$A_V = -1^{(3)}$		140	200		V/µs	
V _{OS}	Input Offset Voltage			1.03	5 7	mV		
TC V _{OS}	Input Offset Voltage Drift	See ⁽⁴⁾			8		μV/°C	
IB	Input Bias Current	See ⁽⁵⁾			-1.40	-2.6 -3.25	μΑ	

(1) All limits are ensured by testing or statistical analysis.

(2) Typical values represent the most likely parametric norm.

(3) Slew rate is the average of the rising and falling slew rates.

(5) Positive current corresponds to current flowing into the device.

Copyright © 2002–2013, Texas Instruments Incorporated

⁽⁴⁾ Offset voltage average drift determined by dividing the change in V_{OS} at temperature extremes into the total temperature change.



www.ti.com

±5V Electrical Characteristics (continued)

Unless otherwise specified, all limits ensured for at $T_J = 25^{\circ}C$, $V_{SUPPLY} = \pm 5V$, $V_O = V_{CM} = GND$, and $R_L = 2k\Omega$ to V⁺/2. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min ⁽¹⁾	Typ ⁽²⁾	Max ⁽¹⁾	Units	
I _{OS}	Input Offset Current			20	800 1000	nA	
R _{IN}	Common Mode Input Resistance	A_V +1, f = 1kHz, R_S = 1M Ω		7.5		MΩ	
C _{IN}	Common Mode Input Capacitance	$A_V = +1, R_S = 100 k\Omega$		1.28		pF	
CMVR	Common Mode Input Voltage Range	CMRR ≥ 50dB		-5.3 -5.2 - 5.1		N	
			3.8 3.6	4.0		v	
CMRR	Common Mode Rejection Ratio	See ⁽⁶⁾	72	95		dB	
A _{VOL}	Large Signal Voltage Gain	$V_O = 9V_{PP}, R_L = 2k\Omega$	88 84	100		٦Ŀ	
		$V_O = 8V_{PP}, R_L = 150\Omega$	74 70	77		uБ	
Vo	Output Swing	$R_L = 2k\Omega, V_{ID} = 200mV$	4.85	4.96			
	High	$R_{L} = 150\Omega, V_{ID} = 200mV$	4.55	4.80		V	
		$R_L = 50\Omega, V_{ID} = 200mV$	3.60	4.55			
	Output Swing	$R_L = 2k\Omega$, $V_{ID} = -200mV$		-4.97	-4.90		
	Low	$R_{L} = 150\Omega, V_{ID} = -200mV$		-4.85	-4.55	V	
		$R_L = 50\Omega, V_{ID} = -200mV$		-4.65	-4.30		
I _{SC}	Output Short Circuit Current	Sourcing to Ground ⁽⁷⁾	100 80	168			
		Sinking to Ground ⁽⁷⁾	110 85	190		mA	
I _{OUT}	Output Current	$V_{O} = 0.5V$ from either supply		112		mA	
PSRR	Power Supply Rejection Ratio	See ⁽⁸⁾	72	96		dB	
I _S	Supply Current (Enabled)	No Load		4.18	6.5 8.5		
	Supply Current (Disabled)			0.758	1.0 1.3	mA	
TH_SD	Threshold Voltage for Shutdown Mode			V ⁺ - 1.67		V	
I_SD PIN	Shutdown Pin Input Current	SD Pin Connected to -5V ⁽⁹⁾		-84		μΑ	
T _{ON}	On Time after Shutdown			83		nsec	
T _{OFF}	Off Time to Shutdown			160		nsec	
R _{OUT}	Output Resistance Closed Loop	$R_F = 10k\Omega$, f = 1kHz, $A_V = -1$		32			
		$R_F = 10k\Omega$, f = 1MHz, $A_V = -1$		226		11122	

(6) $f \le 1 \text{ kHz}$ (see typical performance Characteristics)

(7) Short circuit test is a momentary test.

(8) $f \le 1 \text{ kHz}$ (see typical performance Characteristics)

(9) Positive current corresponds to current flowing into the device.



Connection Diagram



Figure 2. SOT-23-6 Top View



Figure 3. SOIC-8 Top View

EXAS ISTRUMENTS

25

40°C

-40°C

12

10

www.ti.com





Submit Documentation Feedback

10

VOUT FROM V⁺ (V)

0.1

0.01

0.1

V_S=±5V

125

85

1

25

100

10

ISOURCE (mA)

Figure 8.

-40⁶C

1000







TEXAS INSTRUMENTS









TEXAS INSTRUMENTS

www.ti.com







TEXAS INSTRUMENTS

www.ti.com





APPLICATION NOTES

INPUT AND OUTPUT TOPOLOGY

All input / output pins are protected against excessive voltages by ESD diodes connected to V+ and V- rails (see Figure 44). These diodes start conducting when the input / output pin voltage approaches 1V_{be} beyond V+ or Vto protect against over voltage. These diodes are normally reverse biased. Further protection of the inputs is provided by the two resistors (R in Figure 44), in conjunction with the string of anti-parallel diodes connected between both bases of the input stage. The combination of these resistors and diodes reduces excessive differential input voltages approaching 2Vbe. The most common situation when this occurs is when the device is put in shutdown and the LMH6639's inputs no longer follow each other. In such a case, the diodes may conduct. As a consequence, input current increases, and a portion of signal may appear at the Hi-Z output. Another possible situation for the conduction of these diodes is when the LMH6639 is used as a comparator (or with little or no feedback). In either case, it is important to make sure that the subsequent current flow through the device input pins does not violate the Absolute Maximum Ratings of the device. To limit the current through the protection circuit extra series resistors can be placed. Together with the build in series resistors of several hundred ohms this extra resistors can limit the input current to a safe number depending on the used application. Be aware of the effect that extra series resistors may impact the switching speed of the device. A special situation occurs when the part is configured for a gain of +1, which means the output is directly connected to the inverting input, see Figure 45. When the part is now placed in shutdown mode the output comes in a high impedance state and is unable to keep the inverting input at the same level as the non-inverting input. In many applications the output is connected to the ground via a low impedance resistor. When this situation occurs and there is a DC voltage offset of more than 2 volt between the non-inverting input and the output, current flows from the non-inverting input through the series resistors R via the bypass diodes to the output. Now the input current becomes much bigger than expected and in many cases the source at the input cannot deliver this current and will drop down. Be sure in this situation that no DC current path is available from the non-inverting input to the output pin, or from the output pin to the load resistor. This DC path is drawn by a curved line and can be broken by placing one of the capacitors C_{IN} or C_{OUT} or both, depending on the used application.



Figure 44.



Figure 45. DC path while in shutdown



www.ti.com

MULTIPLEXING 5 AND 10MHz

The LMH6639 may be used to implement a circuit which multiplexes two signals of different frequencies. Three LMH6639 high speed op-amps are used in the circuit of Figure 46 to accomplish the multiplexing function. Two LMH6639 are used to provide gain for the input signals, and the third device is used to provide output gain for the selected signal.



Note: Pin numbers pertain to SOIC-8 package

Figure 46. Multiplexer

Multiplexing signals "FREQ 1" and "FREQ 2" exhibit closed loop non-inverting gain of +2 each based upon identical 330Ω resistors in the gain setting positions of IC1 and IC2. The two multiplexing signals are combined at the input of IC3, which is the third LMH6639. This amplifier may be used as a unity gain buffer or may be used to set a particular gain for the circuit.



Figure 47. Switching between 5 and 10MHz

1k resistors are used to set an inverting gain of -1 for IC3 in the circuit of Figure 46. Figure 47 illustrates the waveforms produced. The upper trace shows the switching waveform used to switch between the 5MHz and 10MHz multiplex signals. The lower trace shows the output waveform consisting of 5MHz and 10MHz signals corresponding to the high or low state of the switching signal.



In the circuit of Figure 46, the outputs of IC1 and IC2 are tied together such that their output impedances are placed in parallel at the input of IC3. The output impedance of the disabled amplifier is high compared both to the output impedance of the active amplifier and the 330Ω gain setting resistors. The closed loop output resistance for the LMH6639 is around 0.2Ω . Thus the active state amplifier output impedance dominates the input node to IC3, while the disabled amplifier is assured of a high level of suppression of unwanted signals which might be present at the output.

SHUTDOWN OPERATION

With \overline{SD} pin left floating, the device enters normal operation. However, since the \overline{SD} pin has high input impedance, it is best tied to V⁺ for normal operation. This will avoid inadvertent shutdown due to capacitive pick-up from nearby nodes. LMH6639 will typically go into shutdown when \overline{SD} pin is more than 1.7V below V⁺, regardless of operating supplies.

The SD pin can be driven by push-pull or open collector (open drain) output logic. Because the LMH6639's shutdown is referenced to V+, interfacing to the shutdown logic is rather simple, for both single and dual supply operation, with either form of logic used. Typical configurations are shown in Figure 48 and Figure 49 below for push-pull output:



Figure 48. Shutdown Interface (Single Supply)



Figure 49. Shutdown Interface (Dual Supplies)

Common voltages for logic gates are +5V or +3V. To ensure proper power on/off with these supplies, the logic should be able to swing to 3.4V and 1.4V minimum, respectively.

LMH6639's shutdown pin can also be easily controlled in applications where the analog and digital sections are operated at different supplies. Figure 50 shows a configuration where a logic output, SD, can turn the LMH6639 on and off, independent of what supplies are used for the analog and the digital sections:





Figure 50. Shutdown Interface (Single Supply, Open Collector Logic)

The LMH6639 has an internal pull-up resistor on \overline{SD} such that if left un-connected, the device will be in normal operation. Therefore, no pull-up resistor is needed on this pin. Another common application is where the transistor in Figure 50 above, would be internal to an open collector (open drain) logic gate; the basic connections will remain the same as shown.

PCB LAYOUT CONSIDERATION AND COMPONENTS SELECTION

Care should be taken while placing components on a PCB. All standard rules should be followed especially the ones for high frequency and/ or high gain designs. Input and output pins should be separated to reduce cross-talk, especially under high gain conditions. A groundplane will be helpful to avoid oscillations. In addition, a ground plane can be used to create micro-strip transmission lines for matching purposes. Power supply, as well as shutdown pin de-coupling will reduce cross-talk and chances of oscillations.

Another important parameter in working with high speed amplifiers is the component values selection. Choosing high value resistances reduces the cut-off frequency because of the influence of parasitic capacitances. On the other hand choosing the resistor values too low could "load down" the nodes and will contribute to higher overall power dissipation. Keeping resistor values at several hundreds of ohms up to several k Ω will offer good performance.

Texas Instruments suggests the following evaluation boards as a guide for high frequency layout and as an aid in device testing and characterization:

Device	Package	Evaluation Board PN			
LMH6639MA	8-Pin SOIC	CLC730027			
LMH6639MF	SOT-23-6	CLC730116			

REVISION HISTORY

Changes from Revision F (March 2013) to Revision G



www.ti.com

Page

19

Submit Documentation Feedback



23-May-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMH6639 MDC	ACTIVE	DIESALE	Y	0	400	Green (RoHS & no Sb/Br)	Call TI	Level-1-NA-UNLIM	-40 to 85		Samples
LMH6639MA	NRND	SOIC	D	8	95	TBD	Call TI	Call TI	-40 to 85	LMH66 39MA	
LMH6639MA/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMH66 39MA	Samples
LMH6639MAX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMH66 39MA	Samples
LMH6639MF	NRND	SOT-23	DBV	6	1000	TBD	Call TI	Call TI	-40 to 85	A81A	
LMH6639MF/NOPB	ACTIVE	SOT-23	DBV	6	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	A81A	Samples
LMH6639MFX/NOPB	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	A81A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

23-May-2017

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMH6639MAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMH6639MF	SOT-23	DBV	6	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMH6639MF/NOPB	SOT-23	DBV	6	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMH6639MFX/NOPB	SOT-23	DBV	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

8-Apr-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMH6639MAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMH6639MF	SOT-23	DBV	6	1000	210.0	185.0	35.0
LMH6639MF/NOPB	SOT-23	DBV	6	1000	210.0	185.0	35.0
LMH6639MFX/NOPB	SOT-23	DBV	6	3000	210.0	185.0	35.0

DBV0006A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.



DBV0006A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0006A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated