

## PCA9546A 4-channel I<sup>2</sup>C-bus switch with reset Rev. 6 — 30 April 2014

## 1. General description

The PCA9546A is a quad bidirectional translating switch controlled via the I<sup>2</sup>C-bus. The SCL/SDA upstream pair fans out to four downstream pairs, or channels. Any individual SCx/SDx channel or combination of channels can be selected, determined by the contents of the programmable control register.

An active LOW reset input allows the PCA9546A to recover from a situation where one of the downstream I<sup>2</sup>C-buses is stuck in a LOW state. Pulling the RESET pin LOW resets the I<sup>2</sup>C-bus state machine and causes all the channels to be deselected as does the internal Power-On Reset (POR) function.

The pass gates of the switches are constructed such that the V<sub>DD</sub> pin can be used to limit the maximum high voltage which is passed by the PCA9546A. This allows the use of different bus voltages on each pair, so that 1.8 V or 2.5 V or 3.3 V parts can communicate with 5 V parts without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 5 V tolerant.

## 2. Features and benefits

- 1-of-4 bidirectional translating switches
- I<sup>2</sup>C-bus interface logic; compatible with SMBus standards
- Active LOW reset input
- 3 address pins allowing up to 8 devices on the I<sup>2</sup>C-bus
- Channel selection via I<sup>2</sup>C-bus, in any combination
- Power-up with all switch channels deselected
- Low R<sub>on</sub> switches
- Allows voltage level translation between 1.8 V, 2.5 V, 3.3 V and 5 V buses
- No glitch on power-up
- Supports hot insertion
- Low standby current
- Operating power supply voltage range of 2.3 V to 5.5 V
- 5 V tolerant Inputs
- 0 Hz to 400 kHz clock frequency
- ESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Three packages offered: SO16, TSSOP16, and HVQFN16



## 3. Ordering information

Type number	Topside	Package					
	marking	Name	Description	Version			
PCA9546ABS	546A	HVQFN16	plastic thermal enhanced very thin quad flat package; no leads; 16 terminals; body $4 \times 4 \times 0.85$ mm	SOT629-1			
PCA9546AD	PCA9546AD	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1			
PCA9546APW	PA9546A	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1			

#### Table 1. Ordering information


## 3.1 Ordering options

#### Table 2. Ordering options

Type number	Orderable part number	Package	Packing method	Minimum order quantity	Temperature range
PCA9546ABS	PCA9546ABS,118	HVQFN16	Reel 13" Q1/T1 *Standard mark SMD	6000	$T_{amb} = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C$
PCA9546AD	PCA9546AD,112	SO16	Standard marking * IC's tube - DSC bulk pack	1000	$T_{amb} = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C$
	PCA9546AD,118	SO16	Reel 13" Q1/T1 *Standard mark SMD	2500	$T_{amb} = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C$
PCA9546APW	PCA9546APW,112	TSSOP16	Standard marking * IC's tube - DSC bulk pack	2400	$T_{amb} = -40 \ ^{\circ}C \ to +85 \ ^{\circ}C$
	PCA9546APW,118	TSSOP16	Reel 13" Q1/T1 *Standard mark SMD	2500	$T_{amb} = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C$

### 4-channel I<sup>2</sup>C-bus switch with reset

## 4. Block diagram




PCA9546A Product data sheet

4-channel I<sup>2</sup>C-bus switch with reset

## 5. Pinning information

## 5.1 Pinning



PCA9546A

4 of 30

## 5.2 Pin description

## Table 3. Pin description

Symbol	Pin		Description			
	SO16, TSSOP16 HVQFN16					
A0	1	15	address input 0			
A1	2	16	address input 1			
RESET	3	1	active LOW reset input			
SD0	4	2	serial data 0			
SC0	5	3	serial clock 0			
SD1	6	4	serial data 1			
SC1	7	5	serial clock 1			
V <sub>SS</sub>	8	6 <mark>[1]</mark>	supply ground			
SD2	9	7	serial data 2			
SC2	10	8	serial clock 2			
SD3	11	9	serial data 3			
SC3	12	10	serial clock 3			
A2	13	11	address input 2			
SCL	14	12	serial clock line			
SDA	15	13	serial data line			
V <sub>DD</sub>	16	14	supply voltage			


[1] HVQFN16 package die supply ground is connected to both the V<sub>SS</sub> pin and the exposed center pad. The V<sub>SS</sub> pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board-level performance, the exposed pad must be soldered to the board using a corresponding thermal pad on the board, and for proper heat conduction through the board thermal vias must be incorporated in the PCB in the thermal pad region.

## 6. Functional description

Refer to Figure 1 "Block diagram of PCA9546A".

### 6.1 Device address


Following a START condition, the bus master must output the address of the slave it is accessing. The address of the PCA9546A is shown in <u>Figure 5</u>. To conserve power, no internal pull-up resistors are incorporated on the hardware selectable address pins and they must be pulled HIGH or LOW.



The last bit of the slave address defines the operation to be performed. When set to logic 1 a read is selected, while a logic 0 selects a write operation.

### 6.2 Control register

Following the successful acknowledgement of the slave address, the bus master sends a byte to the PCA9546A, which is stored in the control register. If the PCA9546A receives multiple bytes, it saves the last byte received. This register can be written and read via the I<sup>2</sup>C-bus.



### 6.2.1 Control register definition

One or several SCx/SDx downstream pair, or channel, is selected by the contents of the control register. This register is written after the PCA9546A has been addressed. The 4 LSBs of the control byte are used to determine which channel is to be selected. When a channel is selected, the channel will become active after a STOP condition has been placed on the I<sup>2</sup>C-bus. This ensures that all SCx/SDx lines are in a HIGH state when the channel is made active, so that no false conditions are generated at the time of connection.

D7	D6	D5	D4	B3	B2	B1	B0	Command
х	х	х	х	х	х	х	0	channel 0 disabled
^	^	^	^	^	^	^	1	channel 0 enabled
х	x	х	x	х	х	0	X	channel 1 disabled
^	^	^	^	^	^	1	^	channel 1 enabled
х	x	х	х	х	0	X	х	channel 2 disabled
^	^	^	^		1		^	channel 2 enabled
v	x	х	v	0	x	х	v	channel 3 disabled
Х	^	^	X	1	^	^	X	channel 3 enabled
0	0	0	0	0	0	0	0	no channel selected; power-up/reset default state

Table 4. Control register: Write—channel selection; Read—channel status

**Remark:** Several channels can be enabled at the same time. Example: B3 = 0, B2 = 1, B1 = 1, B0 = 0, means that channel 0 and channel 3 are disabled and channel 1 and channel 2 are enabled. Care should be taken not to exceed the maximum bus capacitance.

Product data sheet

## 6.3 **RESET** input

The RESET input is an active LOW signal which may be used to recover from a bus fault condition. By asserting this signal LOW for a minimum of  $t_{w(rst)L}$ , the PCA9546A resets its registers and I<sup>2</sup>C-bus state machine and deselects all channels. The RESET input must be connected to V<sub>DD</sub> through a pull-up resistor.

## 6.4 Power-on reset

When power is applied to  $V_{DD}$ , an internal Power-On Reset (POR) holds the PCA9546A in a reset condition until  $V_{DD}$  has reached  $V_{POR}$ . At this point, the reset condition is released and the PCA9546A registers and I<sup>2</sup>C-bus state machine are initialized to their default states (all zeroes) causing all the channels to be deselected. Thereafter,  $V_{DD}$  must be lowered below 0.2 V for at least 5  $\mu$ s in order to reset the device.

## 6.5 Voltage translation

The pass gate transistors of the PCA9546A are constructed such that the  $V_{DD}$  voltage can be used to limit the maximum voltage that is passed from one I<sup>2</sup>C-bus to another.




Figure 7 shows the voltage characteristics of the pass gate transistors (note that the graph was generated using the data specified in Section 11 "Static characteristics" of this data sheet). In order for the PCA9546A to act as a voltage translator, the  $V_{o(sw)}$  voltage should be equal to, or lower than the lowest bus voltage. For example, if the main bus was running at 5 V, and the downstream buses were 3.3 V and 2.7 V, then  $V_{o(sw)}$  should be equal to or below 2.7 V to effectively clamp the downstream bus voltages. Looking at Figure 7, we see that  $V_{o(sw)(max)}$  is at 2.7 V when the PCA9546A supply voltage is 3.5 V or lower, so the PCA9546A supply voltage could be set to 3.3 V. Pull-up resistors can then be used to bring the bus voltages to their appropriate levels (see Figure 14).


More Information can be found in Application Note AN262: PCA954X family of I<sup>2</sup>C/SMBus multiplexers and switches.

## 7. Characteristics of the I<sup>2</sup>C-bus

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.


## 7.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time are interpreted as control signals (see Figure 8).



## 7.2 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see Figure 9).




## 7.3 System configuration

A device generating a message is a 'transmitter', a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Figure 10).

## NXP Semiconductors

## PCA9546A

4-channel I<sup>2</sup>C-bus switch with reset




## 7.4 Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of 8 bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also, a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up and hold times must be taken into account.


A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.




**Product data sheet** 

## 7.5 Bus transactions


Data is transmitted to the PCA9546A control register using the Write mode as shown in Figure 12.



Data is read from PCA9546A using the Read mode as shown in Figure 13.



### 4-channel I<sup>2</sup>C-bus switch with reset



## 8. Application design-in information

PCA9546A Product data sheet

## 9. Limiting values

#### Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to  $V_{SS}$  (ground = 0 V)[1].

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DD</sub>	supply voltage		-0.5	+7.0	V
VI	input voltage		-0.5	+7.0	V
I <sub>I</sub>	input current		-	±20	mA
I <sub>O</sub>	output current		-	±25	mA
I <sub>DD</sub>	supply current		-	±100	mA
I <sub>SS</sub>	ground supply current		-	±100	mA
P <sub>tot</sub>	total power dissipation		-	400	mW
T <sub>j(max)</sub>	maximum junction temperature	[1]	-	125	°C
T <sub>stg</sub>	storage temperature		-60	+150	°C
T <sub>amb</sub>	ambient temperature	operating	-40	+85	°C

[1] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 125 °C.

## **10. Thermal characteristics**

Table 6.	Thermal characteristics						
Symbol	Parameter	Conditions	Тур	Unit			
R <sub>th(j-a)</sub> thermal resistance from jun		HVQFN16 package	40	°C/W			
	to ambient	SO16 package	115	°C/W			
		TSSOP16 package	160	°C/W			

## 11. Static characteristics

#### Table 7. Static characteristics at V<sub>DD</sub> = 2.3 V to 3.6 V

 $V_{SS} = 0$  V;  $T_{amb} = -40$  °C to +85 °C; unless otherwise specified. See <u>Table 8 on page 14</u> for  $V_{DD} = 4.5$  V to 5.5 V.[1]

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supply						
V <sub>DD</sub>	supply voltage		2.3	-	3.6	V
I <sub>DD</sub>	supply current	operating mode; $V_{DD}$ = 3.6 V; no load; V <sub>I</sub> = V <sub>DD</sub> or V <sub>SS</sub> ; f <sub>SCL</sub> = 100 kHz	-	16	50	μA
l <sub>stb</sub>	standby current	standby mode; $V_{DD}$ = 3.6 V; no load; $V_{I} = V_{DD}$ or $V_{SS}$	-	0.1	1	μA
V <sub>POR</sub>	power-on reset voltage	no load; $V_I = V_{DD}$ or $V_{SS}$ [2]	-	1.6	2.1	V
Input SCI	; input/output SDA					
V <sub>IL</sub>	LOW-level input voltage		-0.5	-	+0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		$0.7V_{DD}$	-	6	V
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V	3	-	-	mA
		V <sub>OL</sub> = 0.6 V	6	-	-	mA
۱ <sub>L</sub>	leakage current	$V_{I} = V_{DD} \text{ or } V_{SS}$	-1	-	+1	μΑ
Ci	input capacitance	$V_{I} = V_{SS}$	-	12	13	pF
Select in	outs A0 to A2, RESET			÷	÷	
V <sub>IL</sub>	LOW-level input voltage		-0.5	-	+0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		$0.7V_{DD}$	-	6	V
ILI	input leakage current	pin at $V_{DD}$ or $V_{SS}$	-1	-	+1	μΑ
Ci	input capacitance	$V_{I} = V_{SS}$	-	1.6	3	pF
Pass gate	9			÷	÷	
R <sub>on</sub>	ON-state resistance	$V_{DD}$ = 3.6 V; $V_{O}$ = 0.4 V; $I_{O}$ = 15 mA	5	11	30	Ω
		$V_{DD}$ = 2.3 V to 2.7 V; $V_O$ = 0.4 V; $I_O$ = 10 mA	7	16	55	Ω
V <sub>o(sw)</sub>	switch output voltage	$V_{i(sw)} = V_{DD} = 3.3 \text{ V}; I_{o(sw)} = -100 \mu\text{A}$	-	1.9	-	V
		$V_{i(sw)} = V_{DD} = 3.0 \text{ V to } 3.6 \text{ V};$ $I_{o(sw)} = -100 \mu\text{A}$	1.6	-	2.8	V
		$V_{i(sw)} = V_{DD} = 2.5 \text{ V}; I_{o(sw)} = -100 \mu\text{A}$	-	1.5	-	V
		$V_{i(sw)} = V_{DD} = 2.3 \text{ V to } 2.7 \text{ V};$ $I_{o(sw)} = -100 \mu\text{A}$	1.1	-	2.0	V
IL .	leakage current	$V_{I} = V_{DD} \text{ or } V_{SS}$	-1	-	+1	μΑ
Cio	input/output capacitance	$V_{I} = V_{SS}$	-	3	5	pF

[1] For operation between published voltage ranges, refer to the worst-case parameter in both ranges.

[2] In order to reset part,  $V_{DD}$  must be lowered to 0.2 V for at least 5  $\mu s.$ 

13 of 30

### 4-channel I<sup>2</sup>C-bus switch with reset

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supply		1	1	I		
V <sub>DD</sub>	supply voltage		4.5	-	5.5	V
I <sub>DD</sub>	supply current	operating mode; $V_{DD}$ = 5.5 V; no load; $V_I$ = $V_{DD}$ or $V_{SS}$ ; $f_{SCL}$ = 100 kHz	-	65	100	μA
I <sub>stb</sub>	standby current	standby mode; $V_{DD} = 5.5 V$ ; no load; $V_I = V_{DD}$ or $V_{SS}$	-	0.3	1	μA
V <sub>POR</sub>	power-on reset voltage	no load; $V_I = V_{DD}$ or $V_{SS}$ [2]	-	1.7	2.1	V
Input SCL	; input/output SDA					
VIL	LOW-level input voltage		-0.5	-	+0.3V <sub>DD</sub>	V
VIH	HIGH-level input voltage		$0.7V_{DD}$	-	6	V
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V	3	-	-	mA
		V <sub>OL</sub> = 0.6 V	6	-	-	mA
IIL	LOW-level input current	$V_{I} = V_{SS}$	-1	-	+1	μA
I <sub>IH</sub>	HIGH-level input current	$V_{I} = V_{DD}$	-1	-	+1	μA
Ci	input capacitance	$V_{I} = V_{SS}$	-	12	13	pF
Select inp	outs A0 to A2, RESET					
V <sub>IL</sub>	LOW-level input voltage		-0.5	-	+0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		$0.7V_{DD}$	-	6	V
I <sub>LI</sub>	input leakage current	pin at $V_{DD}$ or $V_{SS}$	-1	-	+1	μΑ
Ci	input capacitance	V <sub>I</sub> = V <sub>SS</sub>	-	2	3	pF
Pass gate	)					
R <sub>on</sub>	ON-state resistance	$V_{DD}$ = 4.5 V to 5.5 V; $V_{O}$ = 0.4 V; $I_{O}$ = 15 mA	4	9	24	Ω
V <sub>o(sw)</sub>	switch output voltage	$\label{eq:Visw} \begin{array}{l} V_{i(sw)} = V_{DD} = 5.0 \ \text{V}; \\ I_{o(sw)} = -100 \ \mu\text{A} \end{array}$	-	3.6	-	V
		$\label{eq:Visw} \begin{split} V_{i(sw)} &= V_{DD} = 4.5 \text{ V to } 5.5 \text{ V;} \\ I_{o(sw)} &= -100  \mu\text{A} \end{split}$	2.6	-	4.5	V
IL	leakage current	$V_{I} = V_{DD} \text{ or } V_{SS}$	-1	-	+1	μA
Cio	input/output capacitance	$V_{I} = V_{SS}$	-	3	5	pF

**Table 8.** Static characteristics at  $V_{DD} = 4.5 \text{ V}$  to 5.5 V  $V_{CD} = 0 \text{ V}$ :  $T_{emb} = -40 \text{ °C}$  to +85 °C: unless otherwise specified. See Table 7 on page 13 for  $V_{DD} = 2.3 \text{ V}$  to 3.6 V<sup>[1]</sup>

[1] For operation between published voltage ranges, refer to the worst-case parameter in both ranges.

[2] In order to reset part,  $V_{DD}$  must be lowered to 0.2 V for at least 5  $\mu$ s.

## **12. Dynamic characteristics**

Table 9.	Dynamic cha	racteristics
	by number of the	aotoriotioo

Parameter	Conditions			Fast-mode I <sup>2</sup> C-bus		Unit
		Min	Max	Min	Max	
propagation delay	from SDA to SDx, or SCL to SCx	-	0.3 <mark>[1]</mark>	-	0.3 <mark>[1]</mark>	ns
SCL clock frequency		0	100	0	400	kHz
bus free time between a STOP and START condition		4.7	-	1.3	-	μS
hold time (repeated) START condition	[2]	4.0	-	0.6	-	μS
LOW period of the SCL clock		4.7	-	1.3	-	μS
HIGH period of the SCL clock		4.0	-	0.6	-	μS
set-up time for a repeated START condition		4.7	-	0.6	-	μS
set-up time for STOP condition		4.0	-	0.6	-	μS
data hold time		0[3]	3.45	0[3]	0.9	μS
data set-up time		250	-	100	-	ns
rise time of both SDA and SCL signals		-	1000	20 + 0.1C <sub>b</sub> <sup>[4]</sup>	300	ns
fall time of both SDA and SCL signals		-	300	20 + 0.1C <sub>b</sub> <sup>[4]</sup>	300	ns
capacitive load for each bus line		-	400	-	400	pF
pulse width of spikes that must be suppressed by the input filter		-	50	-	50	ns
data valid time	HIGH-to-LOW 5	-	1	-	1	μS
	LOW-to-HIGH 5	-	0.6	-	0.6	μs
data valid acknowledge time		-	1	-	1	μS
LOW-level reset time		4	-	4	-	ns
reset time	SDA clear	500	-	500	-	ns
recovery time to START condition		0	-	0	-	ns
	Image: set timepropagation delaySCL clock frequencybus free time between a STOP and START conditionhold time (repeated) START conditionLOW period of the SCL clockHIGH period of the SCL clockset-up time for a repeated START conditionset-up time for STOP conditiondata hold timedata set-up timerise time of both SDA and SCL 	Image: scalar stressImage: scalar stresspropagation delayfrom SDA to SDx, or SCL to SCxSCL clock frequencyimage: scalar stressbus free time between a STOP and START conditionImage: scalar stresshold time (repeated) START conditionImage: scalar stressLOW period of the SCL clockImage: scalar stressHIGH period of the SCL clockImage: scalar stressset-up time for a repeated START conditionImage: scalar stressset-up time for STOP conditionImage: scalar stressdata hold timeImage: scalar stressdata set-up timeImage: scalar stressrise time of both SDA and SCL signalsImage: scalar stressfall time of both SDA and SCL signalsImage: scalar stresscapacitive load for each bus lineImage: scalar stresspulse width of spikes that must be suppressed by the input filterImage: scalar stressdata valid acknowledge timeImage: scalar stressLOW-level reset timeImage: scalar stressreset timeSDA clear	propagation delayfrom SDA to SDx, or SCL to SCx-SCL clock frequency0bus free time between a STOP and START condition4.7hold time (repeated) START condition2LOW period of the SCL clock4.7HIGH period of the SCL clock4.0set-up time for a repeated START condition4.0set-up time for a repeated START condition4.0data hold time0data set-up time-fill time of both SDA and SCL signals-fall time of both SDA and SCL signals-fall time of both SDA and SCL signals-fuller-to-LOW5-data valid timeHIGH-to-LOWLOW-to-HIGH5-LOW-level reset timeAreset timeSDA clearSDA clear500	IPC-busImageIPC-buspropagation delayfrom SDA to SDx, or SCL to SCx.0.3[1]SCL clock frequency0100bus free time between a STOP and START condition4.7.hold time (repeated) START condition[2]4.0.LOW period of the SCL clock4.7HIGH period of the SCL clock4.0set-up time for a repeated START condition4.0data hold time0[3]3.45data set-up time for STOP condition4.0time of both SDA and SCL signalsfall time of both SDA and SCL suppressed by the input filter data valid timedata valid acknowledge timeHIGH-to-LOW [5]1LOW-level reset timeKIGH-to-HIGH [5]1LOW-level reset timeSDA clear500	IPC-busIPC-busMinMaxMinpropagation delayfrom SDA to SDX, or SCL to SCx $ 0.3[1]$ $-$ SCL clock frequency010000bus free time between a STOP and START condition $4.7$ $ 1.3$ hold time (repeated) START condition $4.0$ $ 0.6$ LOW period of the SCL clock $4.7$ $ 1.3$ HIGH period of the SCL clock $4.7$ $ 1.3$ Bet-up time for a repeated START condition $4.0$ $ 0.6$ set-up time for STOP condition $4.0$ $ 0.6$ data hold time $0[3]$ $3.45$ $0[3]$ data set-up time $500$ $ 1000$ rise time of both SDA and SCL signals $ 300$ $20 + 0.1C_b$ [4]fall time of both SDA and SCL signals $ 300$ $20 + 0.1C_b$ [4]capacitive load for each bus line $ 400$ $-$ pulse width of spikes that must be suppressed by the input filter $ 100$ $-$ data valid acknowledge time $ 1$ $ 1$ LOW-level reset time $ 4$ $ 4$ reset time $5DA$ clear $500$ $ 500$	Image: Propagation delay         from SDA to SDx, or SCL to SCx         Image: Propagation delay         from SDA to SDx, or SCL to SCx         Image: Propagation delay         Image: Propagation delay         Image: Propagation delay         from SDA to SDx, or SCL to SCx         Image: Propagation delay         Image: Propagation delay

[1] Pass gate propagation delay is calculated from the 20  $\Omega$  typical R<sub>on</sub> and the 15 pF load capacitance.

[2] After this period, the first clock pulse is generated.

[3] A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IH(min)</sub> of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.


[4]  $C_b = total capacitance of one bus line in pF.$ 


[5] Measurements taken with 1 k $\Omega$  pull-up resistor and 50 pF load.

## **NXP Semiconductors**


## **PCA9546A**

## 4-channel I<sup>2</sup>C-bus switch with reset





## Fig 16. Definition of RESET timing




## **NXP Semiconductors**

**PCA9546A** 

4-channel I<sup>2</sup>C-bus switch with reset


## 13. Package outline



#### Fig 18. Package outline SOT109-1 (SO16)


All information provided in this document is subject to legal disclaimers.

4-channel I<sup>2</sup>C-bus switch with reset



### Fig 19. Package outline SOT403-1 (TSSOP16)

All information provided in this document is subject to legal disclaimers.



#### HVQFN16: plastic thermal enhanced very thin quad flat package; no leads; 16 terminals; body 4 x 4 x 0.85 mm

SOT629-1

## Fig 20. Package outline SOT629-1 (HVQFN16)

## 14. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365* "Surface mount reflow soldering description".

## 14.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

## 14.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- · Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- · The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

### 14.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

### 14.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 21</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 10 and 11

#### Table 10. SnPb eutectic process (from J-STD-020D)

Package thickness (mm)	Package reflow temperature (°C) Volume (mm <sup>3</sup> )				
	< 350	≥ 350			
< 2.5	235	220			
≥ 2.5	220	220			


#### Table 11. Lead-free process (from J-STD-020D)

Package thickness (mm)	Package reflow temperature (°C) Volume (mm <sup>3</sup> )				
	< 350	350 to 2000	> 2000		
< 1.6	260	260	260		
1.6 to 2.5	260	250	245		
> 2.5	250	245	245		

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 21.


## 4-channel I<sup>2</sup>C-bus switch with reset



For further information on temperature profiles, refer to Application Note *AN10365 "Surface mount reflow soldering description"*.

4-channel I<sup>2</sup>C-bus switch with reset

## 15. Soldering: PCB footprints



#### Fig 22. PCB footprint for SOT109-1 (SO16); reflow soldering

All information provided in this document is subject to legal disclaimers.


PCA9546A

23 of 30

### **NXP Semiconductors**

## 4-channel I<sup>2</sup>C-bus switch with reset


**PCA9546A** 



#### Fig 23. PCB footprint for SOT403-1 (TSSOP16); reflow soldering

PCA9546A Product data sheet .

## 4-channel I<sup>2</sup>C-bus switch with reset



#### Footprint information for reflow soldering of HVQFN16 package

**NXP Semiconductors** 

Fig 24. PCB footprint for SOT629-1 (HVQFN16); reflow soldering

All information provided in this document is subject to legal disclaimers.

4-channel I<sup>2</sup>C-bus switch with reset

## 16. Abbreviations

Table 12. Abbreviations				
Acronym	Description			
CDM	Charged-Device Model			
ESD	ElectroStatic Discharge			
HBM	Human Body Model			
IC	Integrated Circuit			
I <sup>2</sup> C-bus	Inter-Integrated Circuit bus			
LSB	Least Significant Bit			
MM	Machine Model			
MSB	Most Significant Bit			
PCB	Printed-Circuit Board			
SMBus	System Management Bus			

## **17. Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes			
PCA9546A v.6	20140430	Product data sheet	-	PCA9546A v.5			
Modifications:	Section 2 "Fe	• Section 2 "Features and benefits", 15th bullet item: deleted phrase "200 V MM per JESD22-A115"					
	• Table 1 "Ordering information": added column "Topside marking" (moved from Table 2)						
	<u>Table 2 "Ordering options"</u> :						
	<ul> <li>removed column "Topside mark" (moved to <u>Table 1</u>)</li> </ul>						
	<ul> <li>added columns "Orderable part number", "Package", "Packing method", and "Minimum order quantity"</li> </ul>						
	<ul> <li><u>Section 6.4 "Power-on reset</u>": first paragraph, third sentence: corrected by adding phrase "for at least 5 μs" (correction to documentation; no change to device)</li> </ul>						
	<ul> <li><u>Table 5 "Limiting values</u>": added limiting value "T<sub>j(max)</sub>"</li> </ul>						
	Added Section 10 "Thermal characteristics"						
	• <u>Table 7 "Static characteristics at V<sub>DD</sub> = 2.3 V to 3.6 V"</u> :						
	<ul> <li>subsection "Select inputs A0 to A2, RESET": Max value for V<sub>IH</sub> corrected from "V<sub>DD</sub> + 0.5 V" to "6 V" (correction to documentation; no change to device)</li> </ul>						
	<ul> <li><u>Table note [2]</u>: inserted phrase "for at least 5 μs" (correction to documentation; no change to device)</li> </ul>						
	• <u>Table 8 "Static characteristics at <math>V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}</math>":</u>						
	<ul> <li>subsection "Select inputs A0 to A2, RESET": Max value for V<sub>IH</sub> corrected from "V<sub>DD</sub> + 0.5 V" to "6 V" (correction to documentation; no change to device)</li> </ul>						
	<ul> <li><u>Table note [2]</u>: inserted phrase "for at least 5 µs" (correction to documentation; no change to device)</li> </ul>						
PCA9546A v.5	20090702	Product data sheet	-	PCA9546A v.4			
PCA9546A v.4	20060829	Product data sheet	-	PCA9546A v.3			
PCA9546A v.3	20050406	Product data sheet	-	PCA9546A v.2			
PCA9546A v.2	20040929	Objective data sheet	-	PCA9546A v.1			
PCA9546A v.1	20040728	Objective data sheet	-	-			

#### Table 13. Revision history

## **18. Legal information**

## 18.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

### **18.2 Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

## 18.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

© NXP Semiconductors N.V. 2014. All rights reserved.

#### 4-channel I<sup>2</sup>C-bus switch with reset

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's

# own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

## 18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I<sup>2</sup>C-bus — logo is a trademark of NXP Semiconductors N.V.

## **19. Contact information**

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

#### 4-channel I<sup>2</sup>C-bus switch with reset

## 20. Contents

1	General description	. 1
2	Features and benefits	. 1
3	Ordering information	. 2
3.1	Ordering options	. 2
4	Block diagram	. 3
5	Pinning information	. 4
5.1	Pinning	. 4
5.2	Pin description	. 5
6	Functional description	. 5
6.1	Device address	. 5
6.2	Control register	. 6
6.2.1	Control register definition	
6.3	RESET input	
6.4	Power-on reset	
6.5	Voltage translation	
7	Characteristics of the I <sup>2</sup> C-bus	
7.1	Bit transfer	
7.2	START and STOP conditions	
7.3	System configuration	
7.4	Acknowledge	
7.5	Bus transactions	10
8	Application design-in information	11
9	Limiting values	12
10	Thermal characteristics	12
11	Static characteristics	13
12	Dynamic characteristics	15
13	Package outline	17
14	Soldering of SMD packages	20
14.1	Introduction to soldering	20
14.2	Wave and reflow soldering	20
14.3	Wave soldering	20
14.4	Reflow soldering	21
15	Soldering: PCB footprints	23
16	Abbreviations	26
17	Revision history	27
18	Legal information	28
18.1	Data sheet status	28
18.2	Definitions	28
18.3	Disclaimers	28
18.4	Trademarks	29
19	Contact information	29
20	Contents	30

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2014.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 30 April 2014 Document identifier: PCA9546A

## **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

NXP: PCA9546AD PCA9546APW