

VCXO Jitter Attenuator and FemtoClock™ Multiplier

GENERAL DESCRIPTION

The ICS810252BI-03 is a member of the HiperClockS™ family of high performance clock solutions from IDT. The ICS810252BI-03 is a PLL based synchronous multiplier that is optimized for PDH or SONET to Ethernet clock jitter attenuation HiPerClockS™ ICS

and frequency translation. The device contains two internal frequency multiplication stages that are cascaded in series. The first stage is a VCXO PLL that is optimized to provide reference clock jitter attenuation. The second stage is a FemtoClock™ frequency multiplier that provides the low jitter, high frequency Ethernet output clock that easily meets Gigabit and 10 Gigabit Ethernet jitter requirements. Pre-divider and output divider multiplication ratios are selected using device selection control pins. The multiplication ratios are optimized to support most common clock rates used in PDH, SONET and Ethernet applications. The VCXO requires the use of an external, inexpensive pullable crystal. The VCXO uses external passive loop filter components which allows configuration of the PLL loop bandwidth and damping characteristics. The device is packaged in a space-saving 32-TQFP, E-Pad and 32- VFQFN packages and supports industrial temperature range.

FEATURES

- Two LVCMOS/LVTTL outputs, 17Ω impedance Each output supports independent frequency selection at 25MHz, 62.5MHz, 125MHz, and 156.25MHz
- Two differential inputs support the following input types: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- Accepts input frequencies from 8kHz to 155.52MHz including 8kHz, 1.544MHz, 2.048MHz, 19.44MHz, 25MHz, 77.76MHz, 125MHz and 155.52MHz
- Attenuates the phase jitter of the input clock by using a lowcost pullable fundamental mode VCXO crystal
- VCXO PLL bandwidth can be optimized for jitter attenuation and reference tracking using external loop filter connection
- FemtoClock frequency multiplier provides low jitter, high frequency output
- Absolute pull range: ±50ppm
- FemtoClock VCO frequency: 625MHz
- RMS phase jitter @ 125MHz, using a 25MHz crystal (12kHz - 20MHz): 1.1ps (typical)
- 3.3V supply voltage
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package

For functional replacement device use 810252DKI-02LF or 8T49N282B-dddNLGI

BLOCK DIAGRAM

TABLE 1. PIN DESCRIPTIONS

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

RENESAS

TABLE 3A. PRE-DIVIDER FUNCTION TABLE

TABLE 3B. OUTPUT DIVIDER FUNCTION TABLE

Inputs				
ODxSEL_1	ODxSEL_0	Output Divider Value		
		25 (default)		

TABLE 3C. FREQUENCY FUNCTION TABLE

ABSOLUTE MAXIMUM RATINGS

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 4A. POWER SUPPLY DC CHARACTERISTICS, $V_{DD} = V_{DDQ_0} = V_{DDQ_0} = V_{DDX} = 3.3 \text{V} \pm 5\%$, TA = -40°C to 85°C

TABLE 4B. LVCMOS / LVTTL DC CHARACTERISTICS, $V_{DD} = V_{DDO_0} = V_{DDO_0} = 3.3 \text{V} \pm 5\%$, $T_A = -40^{\circ}\text{C}$ to 85°C

NOTE 1: Outputs terminated with 50 Ω to V_{ppo 0A, OB}/2.

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
\mathbf{u}_{H}	Input High Current	CLK0/nCLK0, CLK1/nCLK1	$V_{\text{in}} = V_{\text{on}} = 3.465V$			150	μA
	CLK0, CLK1	V_{IN} = 0V, V_{DD} = 3.465V	-5			μA	
$^{\prime}$ $\mathsf{l}_{\scriptscriptstyle{\text{IL}}}$	Input Low Current	nCLK0, nCLK1	V_{IN} = 0V, V_{DD} = 3.465V	-150			μA
V_{PP}	Peak-to-Peak Input Voltage; NOTE 1			0.15		1.3	\vee
V_{CMR}	Common Mode Input Voltage; NOTE 1, 2			$GND + 0.5$		V_{DD} - 0.85	V

TABLE 4C. DIFFERENTIAL DC CHARACTERISTICS, $V_{DD} = V_{DDO_0A} = V_{DDO_0B} = V_{DDX} = 3.3 \text{V} \pm 5\%$, $T_A = -40^{\circ}\text{C}$ to 85°C

NOTE 1: V_{\parallel} should not be less than -0.3V.

NOTE 2: Common mode voltage is defined as V_{μ} .

TABLE 5. AC CHARACTERISTICS, $V_{DD} = V_{DDO,OA} = V_{DDO,OB} = V_{DDX} = 3.3 \text{V} \pm 5\%$, TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
'IN	Input Frequency		0.008		155.52	MHz
'o∪⊤	Output Frequency		25		156.25	MHz
$tjit(\emptyset)$	RMS Phase Jitter (Random); NOTE ₁	125MHz, 25MHz crystal Integration Range: 12kHz - 20MHz		1.1		ps
t sk (o)	Output Skew; NOTE 2, 3				130	ps
odc	Output Duty Cycle		47		53	$\%$
t_{\rm_B}/t_{\rm_F}	Output Rise/Fall Time	20% to 80%	200		500	ps
LOCK	VCXO & FemtoClock PLL Lock Time; NOTE 4	Reference Clock Input is ±50ppm from Nominal Frequency			3	S

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: Characterized with outputs at the same frequency using the loop filter components for the high loop bandwidth. Refer to VCXO-PLL Loop Bandwidth Selection Table.

NOTE 1: Please refer to the Phase Noise Plot.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Defined as skew between outputs at the same supply voltage, same frequency and with equal load conditions. Measured at $V_{DDO}/2$.

NOTE 4: Lock time measured from power-up to stable output frequency.

TYPICAL PHASE NOISE AT 125MHZ

PARAMETER MEASUREMENT INFORMATION

PARAMETER MEASUREMENT INFORMATION, CONTINUED

VCXO & FEMTOCLOCK PLL LOCK TIME

APPLICATION INFORMATION

RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS:

CLK/nCLK INPUTS

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a 1kΩ resistor can be tied from CLK to ground.

LVCMOS CONTROL PINS

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A 1kΩ resistor can be used.

OUTPUTS:

LVCMOS OUTPUTS

All unused LVCMOS output can be left floating. There should be no trace attached.

POWER SUPPLY FILTERING TECHNIQUES

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The ICS810252BI-03 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V_{DD} , V_{DDX} , V_{DDA} , V_{DDO_QA} and V_{DDO-QB} should be individually connected to the power supply plane through vias, and 0.01µF bypass capacitors should be used for each pin. Figure 1 illustrates this for a generic $V_{_{DD}}$ pin and also shows that V_{DDA} requires that an additional10 $\overline{\Omega}$ resistor along with a 10 μ F bypass capacitor be connected to the V_{DDA} pin.

FIGURE 1. POWER SUPPLY FILTERING

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF \sim V₂/2 is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{\text{on}} = 3.3V$, V_REF should be 1.25V and $R2/R1 = 0.609$.

FIGURE 2. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT

DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both signals must meet the V_{PP} and V_{CMB} input requirements. Figures 3A to 3F show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. Please consult with the vendor of the driver

FIGURE 3A. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY AN IDT OPEN EMITTER HIPERCLOCKS LVHSTL DRIVER

FIGURE 3C. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER

FIGURE 3E. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY A 3.3V HCSL DRIVER

component to confirm the driver termination requirements. For example in Figure 3A, the input termination applies for IDT HiPerClockS open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.

FIGURE 3B. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER

FIGURE 3D. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY A 3.3V LVDS DRIVER

FIGURE 3F. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY A 2.5V SSTL DRIVER

VFQFN EPAD THERMAL RELEASE PATH

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in Figure 4. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes")

are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/ slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.

FIGURE 4. P.C.ASSEMBLY FOR EXPOSED PAD THERMAL RELEASE PATH –SIDE VIEW (DRAWING NOT TO SCALE)

TQFP EPAD THERMAL RELEASE PATH

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in Figure 5. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes")

are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/ slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.

FIGURE 5. ASSEMBLY FOR EXPOSED PAD THERMAL RELEASE PATH –SIDE VIEW (DRAWING NOT TO SCALE)

LAYOUT GUIDELINE

Figure 6 shows an example of the 810252IB-03 application schematic. In this example, the device is operated at $V_{\text{on}} = 3.3V$. The decoupling capacitors should be located as close as possible to the power pin. The input is driven by a 3.3V LVPECL driver. An optional 3-pole filter can also be used for additional spur reduction. It is recommended that the loop filter components be laid out for the 3-pole option. This will also allow the 2-pole filter to be used.

FIGURE 6. SCHEMATIC OF RECOMMENDED LAYOUT

VCXO-PLL EXTERNAL COMPONENTS

Choosing the correct external components and having a proper printed circuit board (PCB) layout is a key task for quality operation of the VCXO-PLL. In choosing a crystal, special precaution must be taken with the package and load capacitance (C_L). In addition, frequency, accuracy and temperature range must also be considered. Since the pulling range of a crystal also varies with the package, it is recommended that a metal-canned package like HC49 be used. Generally, a metal-canned package has a larger pulling range than a surface mounted device (SMD). For crystal selection information, refer to the VCXO Crystal Selection Application Note.

The crystal's load capacitance C_{ρ} characteristic determines its resonating frequency and is closely related to the VCXO tuning range. The total external capacitance seen by the crystal when installed on a board is the sum of the stray board capacitance, IC package lead capacitance, internal varactor capacitance and any installed tuning capacitors (C_{true}) .

If the crystal C_L is greater than the total external capacitance, the VCXO will oscillate at a higher frequency than the crystal specification. If the crystal C_L is lower than the total external capacitance, the VCXO will oscillate at a lower frequency than

the crystal specification. In either case, the absolute tuning range is reduced. The correct value of C_{\llcorner} is dependant on the characteristics of the VCXO. The recommended C_{\llcorner} in the Crystal Parameter Table balances the tuning range by centering the tuning curve.

The frequency of oscillation in the third overtone mode is not necessarily at exactly three times the fundamental frequency. The mechanical properties of the quartz element dictate the position of the overtones relative to the fundamental. The oscillator circuit may excite both the fundamental and overtone

modes simultaneously. This will cause a nonlinearity in the tuning curve. This potential problem is the reason VCXO crystals are required to be tested for absence of any activity inside a ±200ppm window at three times the

fundamental frequency. Refer to $F_{L_{.30VT}}$ and $F_{L_{.30VT}}$ _{SPURS} in the Crystal Characterization Table.

The crystal and external loop filter components should be

kept as close as possible to the device. Loop filter and crystal traces should be kept short and separated from each other. Other signal traces should be kept separate and not run underneath the device, loop filter or crystal components.

VCXO-PLL LOOP BANDWIDTH SELECTION TABLE

CRYSTAL CHARACTERISTICS

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS810252BI-03. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS810252BI-03 is the sum of the core power plus the analog plus the power dissipated in the load(s). The following is the power dissipation for V_{DD} = $3.3V + 5\% = 3.465V$, which gives worst case results.

Core Power Dissipation

• Power (core)_{MAX} = $V_{\text{DD_MAX}}$ * ((I_{DD} + I_{DDA}) = 3.465V * (190mA + 13mA) = **703.4mW**

Output Power Dissipation

- Output Impedance R_{out} Power Dissipation due to Loading 50 Ω to V_{DDO}/2 Output Current I_{out} = V_{DDO_MAX} / [2 * (50Ω + R_{OUT})] = 3.465V / [2 * (50Ω + 17Ω)] = **25.9mA**
- Power Dissipation on the R_{OUT} per LVCMOS output
- Power (R_{OUT}) = R_{OUT} * (Ι_{OUT})² = 17Ω * (25.9mA)² = **11.4mW per output**
- Total Power Dissipation on the R_{OUT} **Total Power** $(R_{OUT}) = 11.4$ **mW** $*$ 2 = 22.8mW

Dynamic Power Dissipation at 125MHz

Power (125MHz) = C_{PD} * Frequency * (V_{DDO})² = 10pF * 125MHz * (3.465V)² = **15mW per output Total Dynamic Power** (125MHz) = **15mW * 2 = 30mW**

Total Power Dissipation

• **Total Power**

- $=$ Power (core)_{MAX} + Total Power (R_{OUT}) + Total Dynamic Power (125MHz)
- $= 703.4$ mW + 22.8mW + 30mW
- **= 756.2mW**

2. Junction Temperature.

Junction temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

- The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A
- Tj = Junction Temperature
- θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_n must be used. Assuming no air flow and a multi-layer board, the appropriate value is 37°C/W per Table 6A below.

Therefore, T_i for an ambient temperature of 85°C with all outputs switching is:

 85° C + 0.756W * 37°C/W = 113°C. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of terminated outputs, supply voltage, air flow, and the number of board layers. **TABLE 6A. THERMAL RESISTANCE** θ**JA FOR 32 LEAD VFQFN, FORCED CONVECTION**

3. Case Temperature calculated from Junction Temperature θ_{ac} Calculations

In applications where there is a heatsink present, and the majority of the power is dissipated through the top of the device, the junction temperature can be calculated from the case temperature, T_c , using the junction-to-case thermal resistance value θ_{uc} . In practical application is it the average of the case temperature of the surface of the device on which the heatsink is attached.

The equation for calculating the junction temperature is as follows:

 $Tj = \theta_{\text{IC}}$ * Pd_case + T_c

 $Ti =$ Junction Temperature θ_{IC} = Junction-to-Case Thermal Resistance Pd_case = Total Device Power Dissipation through the case T_c = Average Case Temperature

It is important to emphasize that case temperature calculations using θ_{1c} do not use Pd_total, rather they use Pd_case, which is the portion of power dissipated through the case. In real applications it is difficult to quantify the power dissipated through the case, so the value of θ_{JC} is best used for a package-to-package comparison, rather than a junction temperature calculation. As such, the JEDEC standard (JESD51-2) uses another parameter, ψ_{JT} (PsiJT), which can be used to calculate junction temperature from a measured case temperature.

ψ**JT Calculations**

 ψ_{JT} is the thermal characterization parameter which reports the differences between junction temperature and the temperature at the top dead center of the outside surface of the component package, divided by the power applied to the component. This requires knowing the total power dissipation and a measured case temperature in order to calculate the junction temperature. It can also be calculated using an estimated case temperature for a given junction temperature. In the following equation, $T_{\rm D}$ is used to indicate the single-point temperature measurement at the top-center of the case. The change in the naming convention from T_c to T_T is to differentiate the use between the θ_{JC} and ψ_{JT} calculations.

The equation for T_J is as follows: $T_J = T_T + \psi_{JT}$ * Pd_total Solving for T_{τ} yields: $T_{\tau} = T_{\tau} - \Psi_{\tau} * \text{Pd}$ total

 T_{J} = Junction Temperature

 Ψ_{JT} = (PsiJT) Junction-to-Top of Package Parameter

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 T_T = Temperature at the top-center of the package

The advantage of this method is that it allows for the calculation of the junction temperature or case temperature using total power dissipation and eliminates the need to quantify power dissipation through the top of the device. In order to calculate T_T the appropriate ψ_{JT} factor must be used. Assuming no air flow, a multi-layer board, and E-Pad soldered to the board, the appropriate value is 0.3°C/W per Table 7 below. Therefore, T_T for a T_J value of 113°C (from the example in section 2) with all outputs switching is:

 $T_T = 113.0$ °C – 0.756W * 0.3°C/W = 112.8°C.

This calculation is only an example. T_j will vary depending on the number of terminated outputs, supply voltage, air flow and the number of board layers.

Table 7. ψ_{JT} for 32 Lead VFQFN, Forced Convection

RELIABILITY INFORMATION

TABLE 8A. θJA**VS. AIR FLOW TABLE FOR 32 LEAD VFQFN**

TABLE 8B. θ_{JA} vs. Air Flow Table for 32 Lead TQFP, E-Pad

TRANSISTOR COUNT

The transistor count for ICS810252BI-03 is: 6597

PACKAGE OUTLINE - Y SUFFIX FOR 32 LEAD TQFP, E-PAD

Reference Document: JEDEC Publication 95, MS-026

PACKAGE OUTLINE AND DIMENSIONS - K SUFFIX FOR 32 LEAD VFQFN

NOTE: The following package mechanical drawing is a generic drawing that applies to any pin count VFQFN package. This drawing is not intended to convey the actual pin count or pin layout of this device. The pin count and pinout are shown on the front page. The package dimensions are in Table 9B below.

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS				
	VHHD-2			
SYMBOL	MINIMUM	NOMINAL	MAXIMUM	
N	32			
A	0.80	--	1.00	
A ₁	0		0.05	
A ₃	0.25 Ref.			
b	0.18	0.25	0.30	
N_{D}			8	
N_{E}			8	
D	5.00 BASIC			
D ₂	3.0	3.15	3.3	
Е	5.00 BASIC			
E ₂	3.0	3.15	3.3	
e	0.50 BASIC			
L	0.30	0.40 0.50		

TABLE 9B. PACKAGE DIMENSIONS

Reference Document: JEDEC Publication 95, MO-220

TABLE 10. ORDERING INFORMATION

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

[For further information on a product, technology, the most](https://www.renesas.com/contact/) up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/