SN74LVC1G17-EP

SGLS336A-APRIL 2006-REVISED JUNE 2007

SINGLE SCHMITT-TRIGGER BUFFER

FEATURES

- Controlled Baseline
 - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Qualification Pedigree⁽¹⁾
- Supports 5-V V_{CC} Operation
- Max tpd of 4.6 ns at 3.3 V
- Low Power Consumption, 10 µA Max I_{CC}
- ±24 mA Output Drive at 3.3 V
- Ioff Supports Partial Power Down Mode
 Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

DESCRIPTION/ORDERING INFORMATION

This single Schmitt-trigger buffer is designed for 1.65-V to 5.5-V V_{CC} operation.

The SN74LVC1G17 contains one buffer and performs the Boolean function Y = A. The device functions as an independent buffer, but because of Schmitt action, it may have different input threshold levels for positive-going (V_{T+}) and negative-going (V_{T-}) signals.

NanoStar[™] and NanoFree[™] package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE	<u>=</u> (2)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–55°C to 125°C	SOT (SC-70) - DCK	Reel of 3000	SN74LVC1G17MDCKREP	C70
-55 C 10 125 C	SOP (SOT-23) - DBV	Reel of 3000	SN74LVC1G17MDBVREP	C170

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

(2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

INPUT A	OUTPUT Y
Н	н
L	L

FUNCTION TABLE



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoStar, NanoFree are trademarks of Texas Instruments.



• ESD Protection Exceeds JESD 22

- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
- ⁽¹⁾ Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.



SGLS336A-APRIL 2006-REVISED JUNE 2007

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		VALUE	UNIT
V_{CC}	Supply voltage range	–0.5 to 6.5	V
VI	Input voltage range ⁽²⁾	–0.5 to 6.5	V
	Voltage range applied to any output in the high-impedance or power-off state	-0.5 to 6.5	V
Vo	Voltage range applied to any output in the high or low state ^{(2) (3)}	-0.5 to V _{CC} + 0.5	V
I _{IK}	Input clamp current (V _I < 0)	-50	mA
I _{OK}	Output clamp current (V _O < 0)	-50	mA
I _O	Continuous output current	±50	mA
	Continuous current through V _{CC} or GND	±100	mA
θ_{JA}	Package thermal impedance ⁽⁴⁾ : DCK package	252	°C/W
T _{stg}	Storage temperature range	-65 to 150	°C

LOGIC DIAGARAM (POSITIVE LOGIC)

 \rightarrow

<u>4</u> Y

A _____

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V_{CC} is provided in the recommended operating conditions table.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

			MAX	MAX	UNIT	
V	Supply veltage	Operating	1.65	5.5	V	
V _{CC}	Supply voltage	Data retention only	1.5		v	
VI	Input voltage		0	5.5	V	
Vo	Output voltage		0	V _{CC}	V	
		V _{CC} = 1.65 V		-4		
		V _{CC} = 2.3 V		-8		
I _{OH}	High	V 2.V		-16	6 mA	
	High	$V_{CC} = 3 V$		-24		
		$V_{CC} = 4.5 V$		-32		
		V _{CC} = 1.65 V		4		
		$V_{CC} = 2.3 V$		8		
I _{OL}	Low-level output current	V 2.V	16		mA	
		$V_{CC} = 3 V$		24		
		$V_{CC} = 4.5 V$		32		
T _A	Operating free-air temperature		-55	125	°C	

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).



ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP ⁽¹⁾	MAX	UNIT	
			1.65 V to 4.5 V	0.76	1.13		
			2.3 V	1.08	1.56		
V _{T+}	Positive-going input threshold voltage		3 V	1.48	1.92	V	
	theshold voltage		4.5 V	2.19	2.74		
			5.5 V	2.65	3.33		
			1.65 V to 4.5 V	0.35	0.59		
	Negative-going		2.3 V	0.56	0.88		
V _{T-}	input threshold		3 V	0.89	1.2	V	
	voltage		4.5 V	1.51	1.97		
			5.5 V	1.88	2.4		
&Delt			1.65 V to 4.5 V	0.36	0.64		
a;V <s< td=""><td></td><td></td><td>2.3 V</td><td>0.45</td><td>0.78</td><td></td></s<>			2.3 V	0.45	0.78		
ubscri pt>T </td <td></td> <td></td> <td>3 V</td> <td>0.51</td> <td>0.83</td> <td>V</td>			3 V	0.51	0.83	V	
Subsc	$(V_{T+} - V_{T-})$		4.5 V	0.58	0.93	3	
ript>			5.5 V	0.69	1.04		
		I _{OH} = -100 mA	1.65 V to 4.5 V	V _{CC} – 0.1			
		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2			
		$I_{OH} = -8 \text{ mA}$	2.3 V	1.9		.,	
V _{ОН}		I _{OH} = -16 mA		2.4		V	
		$I_{OH} = -24 \text{ mA}$	3 V	2.3			
		I _{OH} = -32 mA	4.5 V	3.8			
		I _{OL} = 100 mA	1.65 V to 4.5 V		0.1		
		I _{OL} = 4 mA	1.65 V		0.45		
		I _{OL} = 8 mA	2.3 V		0.3	.,	
V _{OL}		I _{OL} = 16 mA	0.14		0.4	V	
		I _{OL} = 24 mA	3 V		0.55		
		I _{OL} = 32 mA	4.5 V		0.55		
1	A input	$V_1 = 5.5 \text{ or GND}$	0 to 5.5 V		±5	μA	
off		V_{I} or $V_{O} = 5.5 V$	0		±10	μA	
сс		$V_{I} = 5.5 \text{ V or GND}, I_{O} = 0$	1.65 V to 5.5 V		10	μA	
ΔI _{CC}		One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND	3 V to 5.5 V		500	μA	
C _i		$V_{I} = V_{CC}$ or GND	3.3 V	4.5		pF	

(1) All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}C$.

SGLS336A-APRIL 2006-REVISED JUNE 2007

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $C_L = 15 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)		TPUT)		V V _{CC} = 2.5 V ±0.2 V		V _{CC} = 3.3 V ±0.3 V		V _{CC} = 5 V ±0.5 V		UNIT
	(INPOT)	(001F01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	А	Y	2.8	9.9	1.6	5.5	1.5	4.6	0.9	4.4	ns

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $C_L = 30 \text{ pF}$ or 50 pF (unless otherwise noted) (see Figure 2)

PARAMETER	TER FROM TO (INPUT) (OUTPUT)	V _{CC} = 1.8 V ±0.15 V		V _{CC} = 2.5 V ±0.2 V		V _{CC} = 3.3 V ±0.3 V		V _{CC} = 5 V ±0.5 V		UNIT	
	(INFOT)	(001201)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	А	Y	3.8	11	2	6.5	1.8	5.5	1.2	5	ns

OPERATING CHARACTERISTICS,

 $T_A = 25^{\circ}C$


PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V	$V_{CC} = 2.5 V$	V _{CC} = 3.3 V	$V_{CC} = 5 V$	UNIT
	FARAMETER	TEST CONDITIONS	TYP	TYP	ТҮР	TYP	UNIT
\mathbf{C}_{pd}	Power dissipaton capacitance	f = 10 MHz	20	21	22	26	

Vı

0 V

SGLS336A-APRIL 2006-REVISED JUNE 2007

PARAMETER MEASUREMENT INFORMATION




TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

VM


th


	INF	PUTS		V	•	-	N.
V _{CC}	VI	t _r /t _f	VM	V _{LOAD}	CL	RL	V_{Δ}
1.8 V \pm 0.15 V	V _{CC}	≤2 ns	V _{CC} /2	$2 \times V_{CC}$	15 pF	1 Μ Ω	0.15 V
$\textbf{2.5 V} \pm \textbf{0.2 V}$	V _{CC}	≤2 ns	V _{CC} /2	$2 \times V_{CC}$	15 pF	1 MΩ	0.15 V
3.3 V \pm 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	15 pF	1 MΩ	0.3 V
5 V \pm 0.5 V	V _{CC}	≤2.5 ns	V _{CC} /2	$2 \times V_{CC}$	15 pF	1 Μ Ω	0.3 V

Timing Input



PULSE DURATION





t_{su}

PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS


- NOTES: A. $\ensuremath{\mathsf{C}}_L$ includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



SGLS336A-APRIL 2006-REVISED JUNE 2007


PARAMETER MEASUREMENT INFORMATION (continued)



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND



N	INF	PUTS	N	N	•		N
V _{CC}	VI	t _r /t _f	V _M	V _{LOAD}	CL	RL	V_{Δ}
1.8 V \pm 0.15 V	V _{CC}	≤2 ns	V _{CC} /2	$2 \times V_{CC}$	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	V _{CC}	≤2 ns	V _{CC} /2	2 × V _{CC}	30 pF	500 Ω	0.15 V
3.3 V \pm 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
5 V \pm 0.5 V	V _{CC}	≤2.5 ns	V _{CC} /2	$2 \times V_{CC}$	50 pF	500 Ω	0.3 V



٧_M

Vм

VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

INVERTING AND NONINVERTING OUTPUTS

Vм

Vм


Input

Output

Output

t_{PLH}

t_{PHL}



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.

V

0 V

– V_{OH}

VoL

VOH

 V_{OL}

t_{PHL}

tPLH

Vм

Vм

- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms



6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		QLY	(2)	(6)	(3)		(4/5)	
SN74LVC1G17MDBVREP	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	C170	Samples
SN74LVC1G17MDCKREP	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	C70	Samples
V62/06621-01XE	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	C170	Samples
V62/06621-01YE	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	C70	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

6-Feb-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC1G17-EP :

Catalog: SN74LVC1G17

Automotive: SN74LVC1G17-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC1G17MDBVREP	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
SN74LVC1G17MDCKREP	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

3-Aug-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC1G17MDBVREP	SOT-23	DBV	5	3000	203.0	203.0	35.0
SN74LVC1G17MDCKREP	SC70	DCK	5	3000	203.0	203.0	35.0

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-203 variation AA.



LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.



DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated