
SLVS053D - FEBRUARY 1988 - REVISED NOVEMBER 2003

- Complete PWM Power-Control Function
- Totem-Pole Outputs for 200-mA Sink or Source Current
- Output Control Selects Parallel or Push-Pull Operation
- Internal Circuitry Prohibits Double Pulse at Either Output
- Variable Dead-Time Provides Control Over Total Range
- Internal Regulator Provides a Stable 5-V Reference Supply, Trimmed to 1% Tolerance
- On-Board Output Current-Limiting
 Protection
- Undervoltage Lockout for Low-V_{CC} Conditions
- Separate Power and Signal Grounds

description/ordering information



The TL598 incorporates all the functions required in the construction of pulse-width-modulated (PWM) controlled systems on a single chip. Designed primarily for power-supply control, the TL598 provides the systems engineer with the flexibility to tailor the power-supply control circuits to a specific application.

The TL598 contains two error amplifiers, an internal oscillator (externally adjustable), a dead-time control (DTC) comparator, a pulse-steering flip-flop, a 5-V precision reference, undervoltage lockout control, and output control circuits. Two totem-pole outputs provide exceptional rise- and fall-time performance for power FET control. The outputs share a common source supply and common power ground terminals, which allow system designers to eliminate errors caused by high current-induced voltage drops and common-mode noise.

The error amplifier has a common-mode voltage range of 0 V to V_{CC} – 2 V. The DTC comparator has a fixed offset that prevents overlap of the outputs during push-pull operation. A synchronous multiple supply operation can be achieved by connecting RT to the reference output and providing a sawtooth input to CT.

The TL598 device provides an output control function to select either push-pull or parallel operation. Circuit architecture prevents either output from being pulsed twice during push-pull operation. The output frequency

for push-pull applications is one-half the oscillator frequency $\left(f_{\circ} = \frac{1}{2 \text{ RT CT}}\right)$. For single-ended applications:

$$f_{O} = \frac{1}{RT CT}.$$

ORDERING INFORMATION

TA	PACKAGE		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP (N)	Tube of 25	TL598CN	TL598CN
0°C to 70°C		Tube of 40	TL598CD	TL598C
	SOIC (D)	Reel of 2500	TL598CDR	123960

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2003, Texas Instruments Incorporated

SLVS053D - FEBRUARY 1988 - REVISED NOVEMBER 2003

FUNCTION TABLE						
INPUT/OUTPUT CTRL	OUTPUT FUNCTION					
$V_I = GND$	Single-ended or parallel output					
$V_I = REF$	Normal push-pull operation					

functional block diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} (see Note 1)	41 V
Amplifier input voltage, V ₁	
Collector voltage	41 V
Output current (each output), sink or source, I _O	
Package thermal impedance, θ_{JA} (see Notes 2 and 3): D package	73°C/W
N package	67°C/W
Operating virtual junction temperature, T ₁	150°C
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to the signal ground terminal.

- 2. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can impact reliability.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.



SLVS053D - FEBRUARY 1988 - REVISED NOVEMBER 2003

recommended operating conditions

		MIN	MAX	UNIT
VCC	Supply voltage	7	40	V
VI	Amplifier input voltage	0	V _{CC} -2	V
IO	Collector voltage		40	V
۱ _{IL}	Output current (each output), sink or source		200	mA
	Current into feedback terminal		0.3	mA
CT	Timing capacitor	0.00047	10	μF
RT	Timing resistor	1.8	500	kΩ
fosc	Oscillator frequency	1	300	kHz
ТА	Operating free-air temperature	0	70	°C

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 15 V (unless otherwise noted)

reference section (see Note 4)

PARAMETER	TEST CON	IDITIONS [†]	MIN	TYP‡	MAX	UNIT
	1 4	$T_A = 25^{\circ}C$	4.95	5	5.05	
Output voltage (REF)	I _O = 1 mA	$T_A = full range$	4.9		5.1	V
Input regulation	$V_{CC} = 7 V \text{ to } 40 V$	$T_A = 25^{\circ}C$		2	25	mV
		$T_A = 25^{\circ}C$		1	15	
Output regulation	$I_{O} = 1 \text{ mA to } 10 \text{ mA}$	$T_A = full range$			50	mV
Output voltage change with temperature	$\Delta T_A = MIN \text{ to MAX}$	$\Delta T_A = MIN \text{ to MAX}$		2	10	mV/V
Short-circuit output current§	REF = 0 V		-10	-48		mA

[†] Full range is 0°C to 70°C.

[‡] All typical values, except for parameter changes with temperature, are at $T_A = 25^{\circ}C$.

§ Duration of the short circuit should not exceed one second.

NOTE 4: Pulse-testing techniques that maintain the junction temperature as close to the ambient temperature as possible must be used.

oscillator section, C_T = 0.001 μ F, R_T = 12 k Ω (see Figure 1) (see Note 4)

PARAMETER	TEST CONDITIONS [†]	MIN TY	P‡ MAX	UNIT
Frequency		1	00	kHz
Standard deviation of frequency¶	All values of V _{CC} , C _T , R _T , T _A constant	1	00	Hz/kHz
Frequency change with voltage	$V_{CC} = 7 V \text{ to } 40 V, \qquad T_A = 25^{\circ}C$		1 10	Hz/kHz
Frequency change with temperature [#]	$\Delta T_A = full range$		70 120	Hz/kHz
	$\Delta T_A = full range, \qquad C_T = 0.01 \ \mu F$		50 80	

[†] Full range is 0°C to 70°C.

[‡] All typical values, except for parameter changes with temperature, are at $T_A = 25^{\circ}C$.

 \P Standard deviation is a measure of the statistical distribution about the mean, as derived from the formula:

$$\sigma = \sqrt{\frac{\sum_{n=1}^{N} (x_n - \overline{X})^2}{N - 1}}$$

[#] Effects of temperature on external R_T and C_T are not taken into account.

NOTE 4. Pulse-testing techniques that maintain the junction temperature as close to the ambient temperature as possible must be used.



SLVS053D - FEBRUARY 1988 - REVISED NOVEMBER 2003

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 15 V (unless otherwise noted) (continued)

error amplifier section (see Note 4)

PARAMETER	TES	T CONDITIONS		MIN	TYP†	MAX	UNIT
Input offset voltage	FEEDBACK = 2.5 V				2	10	mV
Input offset current	FEEDBACK = 2.5 V				25	250	nA
Input bias current	FEEDBACK = 2.5 V				0.2	1	μA
Common-mode input voltage range	$V_{CC} = 7 V \text{ to } 40 V$			0 to V _{CC} -2			V
Open-loop voltage amplification	ΔV_{O} (FEEDBACK) = 3 V,	V _O (FEEDBACK	() = 0.5 V to 3.5 V	70	95		dB
Unity-gain bandwidth					800		kHz
Common-mode rejection ratio	$V_{CC} = 40 V,$	$\Delta V_{IC} = 6.5 V,$	$T_A = 25^{\circ}C$	65	80		dB
Output sink current (FEEDBACK)	FEEDBACK = 0.5 V			0.3	0.7		mA
Output source current (FEEDBACK)	FEEDBACK = 3.5 V			-2			mA
Phase margin at unity gain	FEEDBACK = 0.5 V to 3.5	5 V,	$R_L = 2 k\Omega$		65°		
Supply-voltage rejection ratio	FEEDBACK = 2.5 V,	ΔV_{CC} = 33 V,	$R_L = 2 k\Omega$		100		dB

[†] All typical values, except for parameter changes with temperature, are at $T_A = 25^{\circ}C$.

NOTE 4. Pulse-testing techniques that maintain the junction temperature as close to the ambient temperature as possible must be used.

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 15 V (unless otherwise noted)

undervoltage lockout section (see Note 4)

PARAMETER	TEST CONDITIONS [‡]	MIN	MAX	UNIT
	$T_A = 25^{\circ}C$	4	6	
Threshold voltage	$\Delta T_A = full range$	3.5	6.9	V
Hysteresis§	$T_A = 25^{\circ}C$	100		mV
	T _A = full range	50		mv

[‡] Full range is 0°C to 70°C.

§ Hysteresis is the difference between the positive-going input threshold voltage and the negative-going input threshold voltage.

NOTE 4. Pulse-testing techniques must be used that maintain the junction temperature as close to the ambient temperature as possible.

output section (see Note 4)

PARAMETER	TEST CC	NDITIONS	MIN	MAX	UNIT
	$V_{CC} = 15 V_{,}$	$I_{O} = -200 \text{ mA}$	12		N
High-level output voltage	V _{CC} = 15 V, V _C = 15 V	I _O = -20 mA	13		V
	$V_{CC} = 15 V_{,}$	I _O = 200 mA		2	
Low-level output voltage	V _C = 15 V	I _O = 20 mA		0.4	V
Output-control input current	$V_{C} = 15 V$ $I_{O} = 20 \text{ mA}$ 0.4 $V_{I} = V_{ref}$ 3.5	3.5	mA		
	$V_{I} = 0.4 V$			100	μA

NOTE 4. Pulse-testing techniques must be used that maintain the junction temperature as close to the ambient temperature as possible.



SLVS053D - FEBRUARY 1988 - REVISED NOVEMBER 2003

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 15 V (unless otherwise noted) (continued)

dead-time control section (see Figure 1) (see Note 4)

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
Input bias current (DTC)	V _I = 0 to 5.25 V		-2	-10	μΑ
Maximum duty cycle, each output	DTC = 0 V	0.45			
Input threshold voltage (DTC)	Zero duty cycle		3	3.3	V
input theshold voltage (DTC)	VI = 0 to 5.25 V -2 ut DTC = 0 V 0.45		v		

[†] All typical values, except for parameter changes with temperature, are at $T_A = 25^{\circ}C$.

NOTE 4. Pulse-testing techniques must be used that maintain the junction temperature as close to the ambient temperature as possible.

pwm comparator section (see Note 4)

PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Input threshold voltage (FEEDBACK)	DTC = 0 V		3.75	4.5	V
Input sink current (FEEDBACK)	V(FEEDBACK) = 0.5 V	0.3	0.7		mA

[†] All typical values, except for parameter changes with temperature, are at $T_A = 25^{\circ}C$.

NOTE Pulse-testing techniques must be used that maintain the junction temperature as close to the ambient temperature as possible.

total device (see Figure 1) (see Note 4)

PARAMETER	TEST CONDITIONS		MIN	түр†	MAX	UNIT
	RT = V _{ref} ,	V _{CC} = 15 V		15	21	
Standby supply current	All other inputs and outputs open	$V_{CC} = 40 V$		20	26	mA
Average supply current	DTC = 2 V			15		mA

[†] All typical values, except for parameter changes with temperature, are at $T_A = 25^{\circ}C$.

NOTE 4. Pulse-testing techniques must be used that maintain the junction temperature as close to the ambient temperature as possible.

switching characteristics, $T_A = 25^{\circ}C$ (see Note 4)

PARAMETER		TEST COND	MIN	TYP	MAX	UNIT	
Output-voltage rise time	CL = 1500 pF,	VC = 15 V,	VCC = 15 V,		60	150	20
Output-voltage fall time	See Figure 2				35	75	ns

NOTE 4. Pulse-testing techniques must be used that maintain the junction temperature as close to the ambient temperature as possible.



SLVS053D - FEBRUARY 1988 - REVISED NOVEMBER 2003





Figure 1. Test Circuits



OUTPUT CONFIGURATION

OUTPUT-VOLTAGE WAVEFORM

Figure 2. Switching Output Configuration and Voltage Waveform



SLVS053D - FEBRUARY 1988 - REVISED NOVEMBER 2003

TYPICAL CHARACTERISTICS




Figure 3





6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TL598CD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL598C	Samples
TL598CDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL598C	Samples
TL598CN	ACTIVE	PDIP	Ν	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	TL598CN	Samples
TL598CNE4	ACTIVE	PDIP	Ν	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	TL598CN	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and




www.ti.com


6-Feb-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions a	are nominal
-------------------	-------------

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL598CDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1



PACKAGE MATERIALS INFORMATION

19-Mar-2008



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL598CDR	SOIC	D	16	2500	333.2	345.9	28.6

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated