## FST3125

## 4-Bit Bus Switch

The ON Semiconductor FST3125 is a quad, high performance switch. The device is CMOS TTL compatible when operating between 4 and 5.5 Volts. The device exhibits extremely low $\mathrm{R}_{\mathrm{ON}}$ and adds nearly zero propagation delay. The device adds no noise or ground bounce to the system.

The device consists of four independent 1-bit switches with separate Output/Enable ( $\overline{\mathrm{OE}})$ pins. Port A is connected to Port B when $\overline{\mathrm{OE}}$ is low. If $\overline{\mathrm{OE}}$ is high, the switch is high Z .

## Features

- $\mathrm{R}_{\mathrm{ON}}<4 \Omega$ Typical
- Less Than 0.25 ns-Max Delay Through Switch
- Nearly Zero Standby Current
- No Circuit Bounce
- Control Inputs are TTL/CMOS Compatible
- Pin-For-Pin Compatible With QS3125, FST3125, CBT3125
- All Popular Packages: TSSOP-14, SOIC-14
- These are $\mathrm{Pb}-$ Free Devices


Figure 1. Pin Assignment for SOIC and TSSOP
*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## ON Semiconductor ${ }^{\circledR}$

## http://onsemi.com

MARKING DIAGRAMS

14

A = Assembly Location
WL, L = Wafer Lot
Y = Year
WW, W = Work Week
G or • = Pb-Free Package
(Note: Microdot may be in either location)

## PIN NAMES

| Pin | Description |
| :--- | :---: |
| $\overline{\mathrm{OE}}_{1}, \overline{\mathrm{OE}}_{2}, \overline{\mathrm{OE}}_{3}, \overline{\mathrm{OE}}_{4}$ | Bus Switch Enables |
| $1 \mathrm{~A}, 2 \mathrm{~A}, 3 \mathrm{~A}, 4 \mathrm{~A}$ | Bus A |
| $1 \mathrm{~B}, 2 \mathrm{~B}, 3 \mathrm{~B}, 4 \mathrm{~B}$ | Bus B |
| NC | Not Connected |

ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.


Figure 2. Logic Diagram

## TRUTH TABLE

| Inputs | Outputs |
| :---: | :---: |
| OE | $\mathrm{A}, \mathrm{B}$ |
| L | $\mathrm{A}=\mathrm{B}$ |
| H | Z |

ORDERING INFORMATION

| Device Order Number | Package | Shipping $^{\dagger}$ |
| :--- | :---: | :---: |
| FST3125DR2G | SOIC-14 <br> (Pb-Free) | 2500 Units / Tape \& Reel |
| FST3125DTR2G | TSSOP-14 <br> (Pb-Free) | 2500 Units / Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC Supply Voltage | -0.5 to +7.0 | V |
| $V_{1}$ | DC Input Voltage | -0.5 to +7.0 | V |
| $\mathrm{V}_{0}$ | DC Output Voltage | -0.5 to +7.0 | V |
| $\mathrm{I}_{\mathrm{IK}}$ | DC Input Diode Current $\quad \mathrm{V}_{1}<\mathrm{GND}^{\text {a }}$ | -50 | mA |
| lok | DC Output Diode Current $\quad \mathrm{V}_{\mathrm{O}}<\mathrm{GND}$ | -50 | mA |
| Io | DC Output Sink Current | 128 | mA |
| ICC | DC Supply Current per Supply Pin | $\pm 100$ | mA |
| $\mathrm{I}_{\text {GND }}$ | DC Ground Current per Ground Pin | $\pm 100$ | mA |
| TSTG | Storage Temperature Range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature, 1 mm from Case for 10 Seconds | 260 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Junction Temperature Under Bias | + 150 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\mathrm{JA}}$ | Thermal Resistance (Note 1) $\begin{aligned} & \text { SOIC } \\ & \text { TSSOP }\end{aligned}$ | $\begin{aligned} & \hline 125 \\ & 170 \end{aligned}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| MSL | Moisture Sensitivity | Level 1 |  |
| $\mathrm{F}_{\mathrm{R}}$ | Flammability Rating Oxygen Index: 28 to 34 | UL 94 V-0 @ 0.125 in |  |
| $\mathrm{V}_{\text {ESD }}$ | ESD Withstand Voltage Human Body Model (Note 2) <br> Machine Model (Note 3) <br> Charged Device Model | $\begin{aligned} & >4000 \\ & >400 \\ & >2000 \end{aligned}$ | V |
| ILatchup | Latchup Performance Above $\mathrm{V}_{\mathrm{CC}}$ and Below GND at $85^{\circ} \mathrm{C}$ (Note 4) | $\pm 100$ | mA |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Measured with minimum pad spacing on an FR4 board, using 10 mm -by-1 inch, 2-ounce copper trace with no air flow.
2. Tested to EIA/JESD22-A114-A.
3. Tested to EIA/JESD22-A115-A.
4. Tested to EIA/JESD78.

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | Operating, Data Retention Only | 4.0 | 5.5 | V |
| $V_{1}$ | Input Voltage | (Note) | 0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output Voltage | (HIGH or LOW State) | 0 | 5.5 | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Free-Air Temperature |  | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\Delta \mathrm{t} / \Delta \mathrm{V}$ | Input Transition Rise or Fall Rate | Switch Control Input Switch I/O | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{gathered} 5 \\ \text { DC } \end{gathered}$ | $\mathrm{ns} / \mathrm{V}$ |

5. Unused control inputs may not be left open. All control inputs must be tied to a high- or low-logic input voltage level.

FST3125

DC ELECTRICAL CHARACTERISTICS

| Symbol | Parameter | Conditions | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}} \\ & \mathrm{~V}) \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ* | Max |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Clamp Diode Resistance | $\mathrm{I}_{\mathrm{IN}}=-18 \mathrm{~mA}$ | 4.5 |  |  | -1.2 | V |
| $\mathrm{V}_{\text {IH }}$ | High-Level Input Voltage |  | 4.0 to 5.5 | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-Level Input Voltage |  | 4.0 to 5.5 |  |  | 0.8 | V |
| 1 | Input Leakage Current | $0 \leq \mathrm{V}_{\mathrm{IN}} \leq 5.5 \mathrm{~V}$ | 5.5 |  |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| loz | OFF-STATE Leakage Current | $0 \leq A, B \leq V_{C C}$ | 5.5 |  |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| RoN | Switch On Resistance (Note 6) | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{IN}}=64 \mathrm{~mA}$ | 4.5 |  | 4 | 7 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{IN}}=30 \mathrm{~mA}$ | 4.5 |  | 4 | 7 |  |
|  |  | $\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}, \mathrm{I}_{\mathrm{IN}}=15 \mathrm{~mA}$ | 4.5 |  | 8 | 15 |  |
|  |  | $\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}, \mathrm{I}_{\mathrm{IN}}=15 \mathrm{~mA}$ | 4.0 |  | 11 | 20 |  |
| ICC | Quiescent Supply Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND, I IOUT $=0$ | 5.5 |  |  | 3 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{l}_{\mathrm{CC}}$ | Increase In I CC per Input | One input at 3.4 V, Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND | 5.5 |  |  | 2.5 | mA |

*Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
6. Measured by the voltage drop between A and B pins at the indicated current through the switch.

## AC ELECTRICAL CHARACTERISTICS

| Symbol | Parameter | Conditions | Figures |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |  |
|  |  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5$ to 5.5 V |  | $\mathrm{V}_{\mathrm{CC}}=4.0 \mathrm{~V}$ |  |  |
|  |  |  |  | Min | Max | Min | Max |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PHL}}, \\ & \mathrm{t}_{\mathrm{PLL}} \end{aligned}$ | Prop Delay Bus to Bus (Note 7) | $\mathrm{V}_{1}=$ OPEN | 3 and 4 |  | 0.25 |  | 0.25 | ns |
| $\begin{aligned} & \text { tpzH, } \\ & \text { tphe }^{2} \end{aligned}$ | Output Enable Time | $\mathrm{V}_{1}=7 \mathrm{~V}$ for $\mathrm{t}_{\mathrm{PZL}}$ <br> $V_{1}=$ OPEN for $t_{P Z H}$ | 3 and 5 | 1.0 | 5.0 |  | 5.5 | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\text {PHZ }}, \\ & \mathrm{t}_{\mathrm{PLLZ}} \end{aligned}$ | Output Disable Time | $\mathrm{V}_{1}=7 \mathrm{~V}$ for $\mathrm{t}_{\mathrm{pLz}}$ <br> $V_{1}=$ OPEN for $\mathrm{t}_{\mathrm{PHz}}$ | 3 and 5 | 1.5 | 5.3 |  | 5.6 | ns |

7. This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).

CAPACITANCE (Note 8)

| Symbol | Parameter | Conditions | Typ | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Control Pin Input Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 3 |  | pF |
| $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ | Input/Output Capacitance | $\mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{OE}=5.0 \mathrm{~V}}$ | 5 |  | pF |

8. $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, Capacitance is characterized but not tested.

## AC Loading and Waveforms



NOTES:

1. Input driven by $50 \Omega$ source terminated in $50 \Omega$.
2. CL includes load and stray capacitance. ${ }^{*} \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$

Figure 3. AC Test Circuit


Figure 4. Propagation Delays


Figure 5. Enable/Disable Delays

## PACKAGE DIMENSIONS

SOIC-14<br>D SUFFIX<br>CASE 751A-03<br>ISSUE K


NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994
2. CONTROLLING DIMENSION: MILLIMETERS
3. DIMENSION b DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE PROTRUSION
SHALL BE 0.13 TOTAL IN EXCESS OF AT MAXIMUM MATERIAL CONDITION.
4. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS
5. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.

|  | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | 1.35 | 1.75 | 0.054 | 0.068 |
| A1 | 0.10 | 0.25 | 0.004 | 0.010 |
| A3 | 0.19 | 0.25 | 0.008 | 0.010 |
| b | 0.35 | 0.49 | 0.014 | 0.001 |
| D | 8.55 | 8.75 | 0.337 | 0.344 |
| E | 3.80 | 4.00 | 0.150 | 0.157 |
| e | 1.27 | BSC | 0.050 | 0.050 |
| HSC | 80 | 6.20 | 0.228 | 0.244 |
| h | 0.25 | 0.50 | 0.010 | 0.019 |
| L | 0.40 | 1.25 | 0.016 | 0.049 |
| M | $0^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $7^{\circ}$ |



| M | $0^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $7^{\circ}$ |
| :--- | :--- | :--- | :--- | :--- |


*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## PACKAGE DIMENSIONS



ON Semiconductor and (014 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative

## Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

ON Semiconductor:

