# **Power MOSFET**

-30 V, -11.4 A, P-Channel, SOIC-8

### **Features**

- Low R<sub>DS(on</sub>) to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- SOIC-8 Surface Mount Package Saves Board Space
- This is a Pb-Free Device

### Applications

- Load Switches
- Notebook PC's
- Desktop PC's

Rating			Symbol	Value	Unit
Drain-to-Source Voltage			V <sub>DSS</sub>	-30	V
Gate-to-Source Voltage			V <sub>GS</sub>	±20	V
Continuous Drain		$T_A = 25^{\circ}C$	I <sub>D</sub>	-8.9	Α
Current $R_{\theta JA}$ (Note 1)		$T_A = 70^{\circ}C$		-7.1	
Power Dissipation $R_{\theta JA}$ (Note 1)		$T_A = 25^{\circ}C$	PD	1.52	W
Continuous Drain		T <sub>A</sub> = 25°C	I <sub>D</sub>	-6.6	Α
Current $R_{\theta JA}$ (Note 2)	Steady	T <sub>A</sub> = 70°C		-5.3	
Power Dissipation $R_{\theta JA}$ (Note 2)	State	$T_A = 25^{\circ}C$	PD	0.84	W
Continuous Drain		T <sub>A</sub> = 25°C	۱ <sub>D</sub>	-11.4	Α
Current $R_{\theta JA} t < 10 s$ (Note 1)		$T_A = 70^{\circ}C$		-9.3	
Power Dissipation $R_{\theta JA} t < 10 s (Note 1)$		$T_A = 25^{\circ}C$	P <sub>D</sub>	2.5	W
Pulsed Drain Current	T <sub>A</sub> = 25°C, t <sub>p</sub> = 10 μs		I <sub>DM</sub>	-46	A
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>STG</sub>	-55 to +150	°C
Source Current (Body Diode)			۱ <sub>S</sub>	-2.1	Α
Single Pulse Drain-to-Source Avalanche Energy T <sub>J</sub> = 25°C, V <sub>DD</sub> = 30 V, V <sub>GS</sub> = 10 V, I <sub>L</sub> = 20 A <sub>pk</sub> , L = 1.0 mH, R <sub>G</sub> = 25 $\Omega$			EAS	200	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		ΤL	260	°C	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


Surface-mounted on FR4 board using 1 inch sq pad size, 1 oz Cu.
Surface-mounted on FR4 board using the minimum recommended pad size.




# **ON Semiconductor®**

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> Max	I <sub>D</sub> Max
-30 V	12 mΩ @ -10 V	-11.4 A
00 1	19 mΩ @ -4.5 V	



#### MARKING DIAGRAM **& PIN ASSIGNMENT**



#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTMS4177PR2G	SOIC-8 (Pb-Free)	2500/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

#### THERMAL RESISTANCE RATINGS

Rating	Symbol	Мах	Unit
Junction-to-Ambient – Steady State (Note 3)	$R_{ extsf{ heta}JA}$	82	
Junction-to-Ambient – t≤10 s (Note 3)	$R_{ hetaJA}$	50	°C M/
Junction-to-FOOT (Drain)	$R_{ extsf{ heta}JF}$	20	°C/W
Junction-to-Ambient - Steady State (Note 4)	$R_{ hetaJA}$	148	


Surface-mounted on FR4 board using 1 inch sq pad size, 1 oz Cu.
Surface-mounted on FR4 board using the minimum recommended pad size.

### **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)jk


Characteristic	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS}$ = 0 V, $I_{D}$ = -250 $\mu$ A		-30			V
Drain-to-Source Breakdown Voltage Tem- perature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				29		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = -24 V	$T_J = 25^{\circ}C$			-1.0	
			$T_J = 85^{\circ}C$			-5.0	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20 V				±100	nA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_{D}$	= -250 μA	-1.5		-2.5	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				6.0		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = -10 V	I <sub>D</sub> = -11.4 A		10	12	
		V <sub>GS</sub> = -4.5 V	I <sub>D</sub> = -9.1 A		15	19	mΩ
Forward Transconductance	9 <sub>FS</sub>	V <sub>DS</sub> = -1.5 V	I <sub>D</sub> = -11.4 A		30		S
CHARGES, CAPACITANCES AND GATE R	ESISTANCE		•				
Input Capacitance	C <sub>ISS</sub>	$V_{GS}$ = 0 V, f = 1.0 MHz, $V_{DS}$ = -24 V			3100		pF
Output Capacitance	C <sub>OSS</sub>				550		
Reverse Transfer Capacitance	C <sub>RSS</sub>				370		
Total Gate Charge	Q <sub>G(TOT)</sub>				29		
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = -4.5 V, \	/ <sub>DS</sub> = -15 V,		3.3		
Gate-to-Source Charge	Q <sub>GS</sub>	$I_{\rm D} = -11.4 \rm{A}$			10		nC
Gate-to-Drain Charge	Q <sub>GD</sub>				13		
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS}$ = -10 V, $V_{DS}$ = -15 V, I <sub>D</sub> = -11.4 A,			55		nC
Gate Resistance	R <sub>G</sub>				2.0	4.0	Ω
SWITCHING CHARACTERISTICS (Note 6)				-			-
Turn-On Delay Time	t <sub>d(ON)</sub>				18		T
Rise Time	t <sub>r</sub>	$V_{GS}$ = -10 V, $V_{DD}$ = -15 V, $I_D$ = -1.0 A, $R_G$ = 6.0 $\Omega$			13		ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>				64		
Fall Time	t <sub>f</sub>				36		
DRAIN-TO-SOURCE CHARACTERISTICS	<u> </u>				•		
Forward Diode Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V I <sub>D</sub> = -2.1 A	T <sub>J</sub> = 25°C		-0.73	-1.0	V
-			T <sub>J</sub> = 125°C		0.54		1
Reverse Recovery Time	t <sub>RR</sub>	V <sub>GS</sub> = 0 V, d <sub>IS</sub> /d <sub>t</sub> = 100 A/µs, I <sub>S</sub> = -2.1 A			34		1
Charge Time	Ta				18		ns
Discharge Time	T <sub>b</sub>				16		1
Reverse Recovery Time	Q <sub>RR</sub>				30		nC

Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
Switching characteristics are independent of operating junction temperatures.

### **TYPICAL PERFORMANCE CURVES**




## **TYPICAL PERFORMANCE CURVES**



#### PACKAGE DIMENSIONS

SOIC-8 NB CASE 751-07 ISSUE AJ



NOTES

- 1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE З. MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 4
- PER SIDE. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. 751-01 THRU 751-06 ARE OBSOLETE. NEW 5
- 6. STANDARD IS 751-07.

	MILLIMETERS		INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.80	5.00	0.189	0.197	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.27 BSC		0.050 BSC		
Н	0.10	0.25	0.004	0.010	
J	0.19	0.25	0.007	0.010	
Κ	0.40	1.27	0.016	0.050	
М	0 °	8 °	0 °	8 °	
Ν	0.25	0.50	0.010	0.020	
S	5.80	6 20	0 228	0 244	

#### STYLE 12:

PIN 1. SOURCE 2 SOURCE 3. SOURCE GATE

5.	DRAIN

- 6 DRAIN
- DRAIN 7. 8. DRAIN

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC observed on the paper of the paper of the provided in the variant of the paper of the actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC products are not designed, intended, or authorized for use a components in systems intended for surgical implant into the body, or other applications are some paper of the second bit intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor: NTMS4177PR2G