## feATURES

- Power Path and Inrush Current Control for Redundant Supplies
- Low Loss Replacement for Power Schottky Diodes
- Allows Safe Hot Swapping from a Live Backplane
- 2.9 V to 18 V Operating Range
- Controls N-Channel MOSFETs
- Limits Peak Fault Current in $\leq 1 \mu \mathrm{~s}$
- $0.5 \mu \mathrm{~s}$ Turn-On and Reverse Turn-Off Time
- Adjustable Current Limit with Circuit Breaker
- Smooth Switchover without Oscillation
- Adjustable Current Limit Fault Delay
- Fault and Power Status Output
- LTC4225-1: Latch Off After Fault
- LTC4225-2: Automatic Retry After Fault
- 24 -Lead $4 \mathrm{~mm} \times 5 \mathrm{~mm}$ QFN and SSOP Packages


## APPLICATIONS

- Redundant Power Supplies
- Supply Holdup
- MicroTCA Systems and Servers
- Telecom Networks
- Power Prioritizer


## DESCRIPTION

The LTC ${ }^{\circledR} 4225$ offers ideal diode and Hot Swap™ functions fortwo power rails by controlling external series connected N -channel MOSFETs. MOSFETs acting as ideal diodes replace two high power Schottky diodes and the associated heat sinks, saving power and board area. Hot Swap control MOSFETs allow boards to be safely inserted and removed from a live backplane by limiting inrush current. The supply output is also protected against short-circuit faults with a fast acting current limit and internal timed circuit breaker.
The LTC4225 regulates the forward voltage drop across the back-to-back MOSFETs to ensure smooth current transfer from one supply to the other without oscillation. The ideal diodes turn on quickly to reduce the load voltage droop during supply switch-over. If the input supply fails or is shorted, a fast turn-off minimizes reverse-current transients.
The LTC4225 allows independent on/off control, and reports fault and power good status for the supply. The LTC4225-1 features a latch-off circuit breaker, while the LTC4225-2 provides automatic retry after a fault.
$\boldsymbol{\boxed { } \boldsymbol { \top }}$, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. Hot Swap is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.

## TYPICAL APPLICATION



## LTC4225－1／LTC4225－2

ABSOLUTE MAXIMUM RATINGS（Notes 1，2）
Supply VoltagesIN1，IN2
$\qquad$-0.3 V to 24 VINTV ${ }_{\text {CC．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．}-0.3 \mathrm{~V} \text { to } 7 \mathrm{~V}}$Input VoltagesON1，ON2，EN1，EN2．-0.3 V to 24 V
TMR1，TMR2

$\qquad$
-0.3 V to $\mathrm{INTV}_{\text {CC }}+0.3 \mathrm{~V}$
SENSE1，SENSE2

$\qquad$
-0.3 V to 24 V
Output Voltages
FAULT1，FAULT2，PWRGD1，$\overline{\text { PWRGD2 }}$ ..... -0.3 V to 24 V
CP01，CPO2（Note 3） ..... -0.3 V to 35 V
DGATE1，DGATE2（Note 3） ..... -0.3 V to 35 V
HGATE1，HGATE2（Note 4） ..... -0.3 V to 35 V
OUT1，OUT2 -0.3 V to 24 V
Average Currents
FAULT1，$\overline{\text { FAULT2 }}, \overline{\text { PWRGD1，}}$ ，$\overline{\text { PWRGD2 }}$ ..... 5 mA
INTVCC ..... 1mA
Operating Temperature Range
LTC4225C ..... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
LTC4225I ..... $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage Temperature Range

$\qquad$
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$Lead Temperature（Soldering， 10 sec ）GN Package$300^{\circ} \mathrm{C}$

## PIn CONFIGURATIOn

| TOP VIEW | TOP VIEW |  |
| :---: | :---: | :---: |
| 岕す岕 岂 | CP01 1 | 24 hgatel |
|  | DGATE1 2 | 23 OUT1 |
|  | SENSE1 3 | 22 PWRGD1 |
| SENSE1 1 1！ | IN1 4 | 21 FAULT1 |
| IN1 2 2！${ }^{\text {a }}$ | ON1 5 | 20 EN1 |
|  | INTV $_{\text {CC }} 6$ | 19 TMR1 |
|  | GND | 18 TMR2 |
| ON2 2 5 | OND 8 | 17 EN2 |
| IN2 2 －${ }^{\text {¢ }}$－ | ON2 8 | 17 EN2 |
| SENSE2 7 ¢ | IN2 9 | 16 FAULT2 |
|  | SENSE2 10 | 15 PWRGD2 |
|  | DGATE2 11 | 14 OUT2 |
| 処 ${ }^{\text {d }}$ | CPO2 12 | 13 Hgate2 |
| UFD PACKAGE <br> 24－LEAD（ $4 \mathrm{~mm} \times 5 \mathrm{~mm}$ ）PLASTIC QFN | 24－LEAD | NARROW |
| $\mathrm{T}_{\mathrm{JMAX}}=125^{\circ} \mathrm{C}, \theta_{\mathrm{JA}}=34^{\circ} \mathrm{C} / \mathrm{W}$ <br> EXPOSED PAD（PIN 25）PCB GND CONNECTION OPTIONAL |  | $85^{\circ} \mathrm{C} / \mathrm{W}$ |

## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING* | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :---: | :---: | :---: | :---: | :---: |
| LTC4225CUFD-1\#PBF | LTC4225CUFD-1\#TRPBF | 42251 | 24-Lead (4mm $\times 5 \mathrm{~mm}$ ) Plastic QFN | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC4225CUFD-2\#PBF | LTC4225CUFD-2\#TRPBF | 42252 | 24 -Lead ( $4 \mathrm{~mm} \times 5 \mathrm{~mm}$ ) Plastic QFN | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC4225IUFD-1\#PBF | LTC4225IUFD-1\#TRPBF | 42251 | 24-Lead ( $4 \mathrm{~mm} \times 5 \mathrm{~mm}$ ) Plastic QFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC4225IUFD-2\#PBF | LTC4225IUFD-2\#TRPBF | 42252 | 24-Lead (4mm $\times 5 \mathrm{~mm}$ ) Plastic QFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC4225CGN-1\#PBF | LTC4225CGN-1\#TRPBF | LTC4225GN-1 | 24-Lead Plastic SSOP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC4225CGN-2\#PBF | LTC4225CGN-2\#TRPBF | LTC4225GN-2 | 24-Lead Plastic SSOP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC4225IGN-1\#PBF | LTC4225IGN-1\#TRPBF | LTC4225GN-1 | 24-Lead Plastic SSOP | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC4225IGN-2\#PBF | LTC4225IGN-2\#TRPBF | LTC4225GN-2 | 24-Lead Plastic SSOP | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on non-standard lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

ELECTRICALCARACTERISTCS The o denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{I N}=12 \mathrm{~V}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supplies |  |  |  |  |  |  |  |
| $V_{\text {IN }}$ | Input Supply Range |  | $\bullet$ | 2.9 |  | 18 | V |
| $\mathrm{I}_{\text {IN }}$ | Input Supply Current |  | $\bullet$ |  | 2.8 | 5 | mA |
| VIN(UVL) | Input Supply Undervoltage Lockout | IN Rising | $\bullet$ | 1.75 | 1.9 | 2.05 | V |
| $\Delta \mathrm{V}_{\text {IN(HYST }}$ | Input Supply Undervoltage Lockout Hysteresis |  | $\bullet$ | 10 | 50 | 90 | mV |
| $\mathrm{V}_{\text {INTVCC }}$ | Internal Regulator Voltage |  | $\bullet$ | 4.5 | 5 | 5.6 | V |
| VINTVCC(UVL) | Internal V ${ }_{\text {CC }}$ Undervoltage Lockout | INTV ${ }_{\text {CC }}$ Rising | $\bullet$ | 2.1 | 2.2 | 2.3 | V |
| $\Delta \mathrm{V}_{\text {INTVCC(HYST) }}$ | Internal VCC Undervoltage Lockout Hysteresis |  | $\bullet$ | 30 | 60 | 90 | mV |

Ideal Diode Control

| $\Delta \mathrm{V}_{\text {FWD (REG) }}$ | Forward Regulation Voltage $\left(\mathrm{V}_{\mathrm{INn}}-\mathrm{V}_{\text {OUTn }}\right)$ |  | $\bullet$ | 10 | 25 | 40 | mV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{V}_{\text {dgate }}$ | External N-Channel Gate Drive ( $\mathrm{V}_{\text {DGATEn }}$ - $\mathrm{V}_{\text {INn }}$ ) | $\begin{aligned} & \text { IN }<7 \mathrm{~V}, \Delta \mathrm{~V}_{\text {FWD }}=0.1 \mathrm{~V}, \mathrm{I}=0,-1 \mu \mathrm{~A} \\ & \mathrm{IN}=7 \mathrm{~V} \text { to } 18 \mathrm{~V}, \Delta \mathrm{~V}_{\text {FWD }}=0.1 \mathrm{~V}, \mathrm{I}=0,-1 \mu \mathrm{~A} \end{aligned}$ | $\bullet$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{gathered} \hline 7 \\ 12 \end{gathered}$ | $\begin{aligned} & 14 \\ & 14 \end{aligned}$ | V |
| $\mathrm{I}_{\text {CPO(UP) }}$ | CPOn Pull-Up Current | $\begin{aligned} & C P O=I N=2.9 V \\ & C P O=I N=18 V \end{aligned}$ | $\bullet$ | $\begin{aligned} & -60 \\ & -50 \end{aligned}$ | $\begin{aligned} & -95 \\ & -85 \end{aligned}$ | $\begin{aligned} & \hline-120 \\ & -110 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\underline{\text { DGATE(FPU) }}$ | DGATEn Fast Pull-Up Current | $\Delta \mathrm{V}_{\text {FWD }}=0.2 \mathrm{~V}, \Delta \mathrm{~V}_{\text {DGATE }}=0 \mathrm{~V}, \mathrm{CPO}=17 \mathrm{~V}$ |  |  | -1.5 |  | A |
| I DGATE(FPD) | DGATEn Fast Pull-Down Current | $\Delta \mathrm{V}_{\text {FWD }}=-0.2 \mathrm{~V}, \Delta \mathrm{~V}_{\text {DGATE }}=5 \mathrm{~V}$ |  |  | 1.5 |  | A |
| $\underline{\text { ton(DGATE) }}$ | DGATEn Turn-On Delay | $\Delta V_{\text {FWD }}=0.2 \mathrm{~V}, \mathrm{C}_{\text {DGATE }}=10 \mathrm{nF}$ | $\bullet$ |  | 0.25 | 0.5 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {OFF(DGATE) }}$ | DGATEn Turn-Off Delay | $\Delta V_{\text {FWD }}=-0.2 \mathrm{~V}, \mathrm{C}_{\text {DGATE }}=10 \mathrm{nF}$ | $\bullet$ |  | 0.2 | 0.5 | $\mu \mathrm{S}$ |
| Hot Swap Control |  |  |  |  |  |  |  |
| $\Delta \mathrm{V}_{\text {SENSE(CB) }}$ | Circuit Breaker Trip Sense Voltage $\left(V_{\text {INn }}-V_{\text {SENSEn }}\right)$ |  | $\bullet$ | 47.5 | 50 | 52.5 | mV |
| $\Delta \mathrm{V}_{\text {SENSE(ACL) }}$ | Active Current Limit Sense Voltage $\left(V_{\text {INn }}-V_{\text {SENSEn }}\right)$ |  | $\bullet$ | 55 | 65 | 75 | mV |
| $\Delta \mathrm{V}_{\text {HGATE }}$ | External N-Channel Gate Drive ( $\mathrm{V}_{\text {HGATEn }}$ - $\mathrm{V}_{\text {OUTn }}$ ) | $\begin{aligned} & \mathrm{IN}<7 \mathrm{~V}, \mathrm{I}=0,-1 \mu \mathrm{~A} \\ & \mathrm{IN}=7 \mathrm{~V} \text { to } 18 \mathrm{~V}, \mathrm{I}=0,-1 \mu \mathrm{~A} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 4.8 \\ & 10 \end{aligned}$ | $\begin{gathered} \hline 7 \\ 12 \end{gathered}$ | $\begin{aligned} & 14 \\ & 14 \end{aligned}$ | V |
| $\Delta \mathrm{V}_{\text {HGATE(PG) }}$ | Gate-Source Voltage for Power Good |  | $\bullet$ | 3.6 | 4.2 | 4.8 | V |

ELECTRICAL CHARACTERISTICS The • denotes the speciicications which apply over the full operating
temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{I N}=12 \mathrm{~V}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\underline{I_{\text {HGATE(UP) }}}$ | External N-Channel Gate Pull-Up Current | Gate Drive On, HGATE = 0V | $\bullet$ | -7 | -10 | -13 | $\mu \mathrm{A}$ |
| IHGATE(DN) | External N-Channel Gate Pull-Down Current | $\begin{aligned} & \text { Gate Drive Off, OUT }=12 \mathrm{~V}, \\ & \text { HGATE }=0 \mathrm{UT}+5 \mathrm{~V} \end{aligned}$ | $\bullet$ | 150 | 300 | 500 | $\mu \mathrm{A}$ |
| ${ }_{\text {HGGATE(FPD) }}$ | External N-Channel Gate Fast Pull-Down Current | Fast Turn-Off, OUT $=12 \mathrm{~V}$, HGATE $=$ OUT +5 V | $\bullet$ | 100 | 200 | 300 | mA |
| tPHL(SENSE) | Sense Voltage (INn - SENSEn) High to HGATEn Low | $\Delta V_{\text {SENSE }}=300 \mathrm{mV}, \mathrm{C}_{\text {HGATE }}=10 \mathrm{nF}$ | $\bullet$ |  | 0.5 | 1 | $\mu \mathrm{S}$ |
| toff(HGATE) | $\overline{\text { ENn }}$ High to HGATEn Low ONn Low to HGATEn Low INn Low to HGATEn Low |  | $\bullet$ |  | $\begin{aligned} & 20 \\ & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 40 \\ & 20 \\ & 20 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| $\mathrm{t}_{\mathrm{D} \text { (HGATE) }}$ | ONn High, ENN Low to HGATEn Turn-On Delay |  | $\bullet$ | 50 | 100 | 150 | ms |
| $\mathrm{tP}_{\text {(HGATE) }}$ | ONn to HGATEn Propagation Delay | ON = Step 0.8V to 2V | $\bullet$ |  | 10 | 20 | $\mu \mathrm{s}$ |
| Input/Output Pin |  |  |  |  |  |  |  |
| ISENSE | SENSEn Input Current | SENSE = 12V | $\bullet$ | 10 | 50 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {ON(TH) }}$ | ONn Threshold Voltage | ON Rising | $\bullet$ | 1.21 | 1.235 | 1.26 | V |
| $\Delta \mathrm{V}_{\text {ON(HYST) }}$ | ONn Hysteresis |  | $\bullet$ | 40 | 80 | 140 | mV |
| $V_{\text {ON(RESET }}$ | ONn Fault Reset Threshold Voltage | ON Falling | $\bullet$ | 0.55 | 0.6 | 0.63 | V |
| $\underline{\text { ION(LEAK) }}$ | ONn Input Leakage Current | ON = 5V | $\bullet$ |  | 0 | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{EN}(\text { (TH) }}$ | ENn Threshold Voltage | $\overline{\text { EN }}$ Rising | $\bullet$ | 1.185 | 1.235 | 1.284 | V |
| $\triangle \mathrm{V}_{\mathrm{EN}(\mathrm{HYST}}$ | ENn Hysteresis |  | $\bullet$ | 40 | 130 | 200 | mV |
| $\underline{\text { EN( }}$ (UP) | ENN Pull-Up Current | $\overline{\mathrm{EN}}=1 \mathrm{~V}$ | $\bullet$ | -7 | -10 | -13 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {TMR(TH) }}$ | TMRn Threshold Voltage | TMR Rising TMR Falling | $\bullet$ | $\begin{gathered} \hline 1.198 \\ 0.15 \end{gathered}$ | $\begin{gathered} 1.235 \\ 0.2 \end{gathered}$ | $\begin{gathered} 1.272 \\ 0.25 \end{gathered}$ | V |
| ITMR(UP) | TMRn Pull-Up Current | TMR = 1V, In Fault Mode | $\bullet$ | -75 | -100 | -125 | $\mu \mathrm{A}$ |
| ITMR (DN) | TMRn Pull-Down Current | TMR $=2 \mathrm{~V}$, No Faults | $\bullet$ | 1.4 | 2 | 2.6 | $\mu \mathrm{A}$ |
| ITMR(RATIO) | TMRn Current Ratio $\mathrm{I}_{\text {TMR(DN }} / I_{\text {TMR }}$ (UP) |  | $\bullet$ | 1.4 | 2 | 2.7 | \% |
| IOUT | OUTn Current | $\begin{aligned} & O U T=11 V, I N=12 V, O N=2 V \\ & O U T=13 V, I N=12 V, O N=2 V \end{aligned}$ | $\bullet$ |  | $\begin{aligned} & 50 \\ & 2.2 \end{aligned}$ | $\begin{gathered} 120 \\ 4 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage ( $\overline{\text { FAULTn, }} \overline{\text { PWRGDn }}$ ) | $\mathrm{I}=1 \mathrm{~mA}$ | $\bullet$ |  | 0.15 | 0.4 | V |
| $\mathrm{V}_{\text {OH }}$ | Output High Voltage ( $\overline{\text { FAULTn, }} \overline{\text { PWRGD}}$ ) | $\mathrm{I}=-1 \mu \mathrm{~A}$ | $\bullet$ | $\mathrm{INTV}_{\text {CC }}-1 \mathrm{INTV}_{\text {CC }}-0.5$ |  |  | V |
| ${ }^{\mathrm{IOH}}$ | Input Leakage Current (FAULTn, PWRGDn) | $V=18 \mathrm{~V}$ | $\bullet$ |  | 0 | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{IPU}^{\text {P }}$ | Output Pull-Up Current (FAULTn, PWRGDn) | $\mathrm{V}=1.5 \mathrm{~V}$ | $\bullet$ | -7 | -10 | -13 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\text {RST(ON) }}$ | ONn Low to FAULT $n$ High |  | $\bullet$ |  | 20 | 40 | $\mu \mathrm{S}$ |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: All currents into device pins are positive; all currents out of the device pins are negative. All voltages are referenced to GND unless otherwise specified.

Note 3: An internal clamp limits the DGATE and CPO pins to a minimum of 10 V above and a diode below IN. Driving these pins to voltages beyond the clamp may damage the device.
Note 4: An internal clamp limits the HGATE pin to a minimum of 10 V above and a diode below OUT. Driving this pin to voltages beyond the clamp may damage the device.



422512 GO


Circuit Breaker Trip Voltage vs Temperature



422512 G02

Hot Swap Gate Voltage vs Current


Active Current Limit Sense Voltage vs Temperature


422512 G08

CPO Voltage vs Current


OUT Current vs Voltage


Active Current Limit Delay vs Sense Voltage


422512 G09

## LTC4225-1/LTC4225-2

TYPICAL PGRFORMANC CHARACTERISTICS $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathbb{W}}=12 V$, unless otherwise noted.


## PIn functions

CP01, CP02: Charge Pump Output. Connect a capacitor from CPO1 or CPO2 to the corresponding IN1 or IN2 pin. The value of this capacitor is approximately $10 \times$ the gate capacitance ( $\mathrm{C}_{I S S}$ ) of the external MOSFET for ideal diode control. The charge stored on this capacitor is used to pull up the gate during a fast turn-on. Leave this pin open if fast turn-on is not needed.

DGATE1, DGATE2: Ideal Diode MOSFET Gate Drive Output. Connect this pin to the gate of an external N-channel MOSFET for ideal diode control. An internal clamp limits the gate voltage to 12 V above and a diode voltage below IN. During fast turn-on, a1.5A pull-up charges DGATE from CPO. During fast turn-off, a 1.5A pull-down discharges DGATE to IN.
EN1, EN2: Enable Input. Ground this pin to enable Hot Swap control. If this pin is pulled high, the MOSFET is not allowed to turn on. A $10 \mu \mathrm{~A}$ current source pulls this pin up to a diode below INTV cc. Upon EN going low when ON is high, an internal timer provides a 100 ms start-up delay for debounce, after which the fault is cleared.

Exposed Pad (UFD Package): The exposed pad may be left open or connected to device ground.

FAULT1, FAULT2: Fault Status Output. Open-drain output that is normally pulled high by a $10 \mu \mathrm{~A}$ current source to a diode below INTV ${ }_{\text {CC }}$. It may be pulled above INTV ${ }_{\text {CC }}$ using an external pull-up. It pulls low when the circuit breaker is tripped after an overcurrent fault timeout. Leave open if unused.
GND: Device Ground.
HGATE1, HGATE2: Hot Swap MOSFET Gate Drive Output. Connect this pin to the gate of the external N-channel MOSFET for Hot Swap control. An internal 10 AA current source charges the MOSFET gate. An internal clamp limits the gate voltage to 12 V above and a diode below OUT. During turn-off, a $300 \mu \mathrm{~A}$ pull-down discharges HGATE to ground. During an output short or INTV CC undervoltage lockout, a fast 200 mA pull-down discharges HGATE to OUT.
IN1, IN2: Positive Supply Input and MOSFET Gate Drive Return. The 5V INTV ${ }_{C C}$ supply is generated from IN1 and IN2 via an internal diode-OR. The voltage sensed at this pin is used to control DGATE for forward voltage regulation and reverse turn-off. It also senses the positive side of the current sense resistor. The gate fast pull-down current returns through this pin when DGATE is discharged.

## PIn fUnCTIOnS

INTV $_{\text {cc: }}$ Internal 5V Supply Decoupling Output. This pin must have a $0.1 \mu \mathrm{~F}$ or larger capacitor. An external load of less than $500 \mu A$ can be connected at this pin.

ON1, ON2: On Control Input. A rising edge above 1.235V turns on the external Hot Swap MOSFET and a falling edge below 1.155 V turns it off. Connect this pin to an external resistive divider from IN to monitor the supply undervoltage condition. Pulling the ON pin below 0.6 V resets the electronic circuit breaker.

OUT1, OUT2: Output Voltage Sense and MOSFET Gate Drive Return. Connect this pin to the output side of the external MOSFET. The voltage sensed at this pin is used to control DGATE. The gate fast pull-down current returns through this pin when HGATE is discharged.
PWRGD1, PWRGD2: Power Status Output. Open-drain output that is normally pulled high by a $10 \mu \mathrm{~A}$ current source to a diode below INTV ${ }_{\text {cc }}$. It may be pulled above INTV ${ }_{C C}$ using an external pull-up. It pulls low when the

MOSFET gate drive between HGATE and OUT exceeds the gate-to-source voltage of 4.2V. Leave open if unused.
SENSE1, SENSE2: Negative Current Sense Input. Connect this pin to the output of the current sense resistor. The current limit circuit controls HGATE to limit the voltage between IN and SENSE to 65 mV . A circuit breaker trips when the sense voltage exceeds 50 mV for more than a fault filter delay configured at the TMR pin.

TMR1, TMR2: TimerCapacitor Terminal. Connect a capacitor between this pin and ground to seta $12 \mathrm{~ms} / \mu \mathrm{F}$ duration for current limit before the external Hot Swap MOSFET is turned off. The duration of the off time is $617 \mathrm{~ms} / \mu \mathrm{F}$, resulting in a $2 \%$ duty cycle.

## LTC4225-1/LTC4225-2

BLOCK DIAGRAM


## OPERATION

The LTC4225 functions as an ideal diode with inrush current limiting and overcurrent protection by controlling two external back-to-back N-channel MOSFETs ( $\mathrm{M}_{\mathrm{D}}$ and $\mathrm{M}_{\mathrm{H}}$ ) on a supply path. This allows boards to be safely inserted and removed in systems with a backplane powered by redundant supplies, such as $\mu$ TCA applications. The LTC4225 has two separate ideal diode and Hot Swap controllers, each providing independent control for the two input supplies.
When the LTC4225 is first powered up, the gates of the back-to-back MOSFETs are held low, keeping them off. The gate drive amplifier (GA1, GA2) monitors the voltage between the IN and OUT pins and drives the DGATE pin. The amplifier quickly pulls up the DGATE pin, turning on the MOSFET for ideal diode control, when it senses a large forward voltage drop. The stored charge in an external capacitor connected between the CPO and IN pins provides the charge needed to quickly turn on the ideal diode MOSFET. An internal charge pump charges up this capacitor at device power-up. The DGATE pin sources current from the CPO pin and sinks current into the IN and GND pins.
Pulling the ON pin high and the $\overline{E N}$ pin low initiates a 100 ms debounce timing cycle. After this timing cycle, a $10 \mu \mathrm{~A}$ current source from the charge pump ramps up the HGATE pin. When the Hot Swap MOSFET turns on, the inrush current is limited at a level set by an external sense resistor $\left(\mathrm{R}_{\mathrm{S}}\right)$ connected between the IN and SENSE pins. An active current limit amplifier (A1, A2) servos the gate of the MOSFET to 65 mV across the current sense resistor. Inrush current can be further reduced, if desired, by adding a capacitor from HGATE to GND. When the MOSFET's gate overdrive (HGATE to OUT voltage) exceeds 4.2V, the PWRGD pin pulls low.

When both of the MOSFETs are turned on, the gate drive amplifier controls DGATE to servo the forward voltage drop ( $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}$ ) across the sense resistor and the back-to-back MOSFETs to 25 mV . If the load current causes more than 25 mV of voltage drop, the gate voltage rises to enhance the MOSFET used for ideal diode control. For large output currents, the MOSFET's gate is driven fully on and the voltage drop across the MOSFETs is equal to the sum of the $\mathrm{I}_{\mathrm{LOAD}} \bullet_{\mathrm{DS}(\mathrm{ON})}$ of the two MOSFETs in series.
In the case of an input supply short circuit when the MOSFETs are conducting, a large reverse current starts flowing from the load towards the input. The gate drive amplifier detects this failure condition as soon as it appears and turns off the ideal diode MOSFET by pulling down the DGATE pin.

In the case where an overcurrent fault occurs on the supply output, the current is limited to $65 \mathrm{mV} / \mathrm{R}_{\mathrm{S}}$. After a fault filter delay set by $100 \mu A$ charging the TMR pin capacitor, the circuit breaker trips and pulls the HGATE pin Iow, turning off the Hot Swap MOSFET. Only the supply at fault is affected, with the corresponding FAULT pin latched low. At this point, the DGATE pin continues to pull high and keeps the ideal diode MOSFET on.
Internal clamps limit both the DGATE to IN and CPO to IN voltages to 12 V . The same clamp also limits the CPO and DGATE pins to a diode voltage below the IN pin. Another internal clamp limits the HGATE to OUT voltage to 12 V and also clamps the HGATE pin to a diode voltage below the OUT pin.

Power to the LTC4225 is supplied from either the IN or OUT pins, through an internal diode-OR circuit to a low dropout regulator (LDO). That LDO generates a 5 V supply at the INTV CC pin and powers the LTC4225's internal low voltage circuitry.

## LTC4225-1/LTC4225-2

## APPLICATIONS InFORMATION

High availability systems often employ parallel-connected power supplies or battery feeds to achieve redundancy and enhance system reliability. Power ORing diodes are commonly used to connect these supplies at the point of load, but at the expense of power loss due to significant diode forward voltage drop. The LTC4225 minimizes this power loss by using external N-channel MOSFETs for the pass elements, allowing for a low voltage drop from the supply to the load when the MOSFETs are turned on. When an input source voltage drops below the output common supply voltage, the appropriate MOSFET is turned off, thereby matching the function and performance of an ideal diode. By adding a current sense resistor and configuring two MOSFETs back-to-back with separate gate control, the LTC4225 enhances the ideal diode performance with inrush current limiting and overcurrent protection (see Figure 1). This allows the boards to be safely inserted and removed from a live backplane without damaging the connector.

## Internal $V_{\text {cc }}$ Supply

The LTC4225 can operate with input supplies from 2.9 V to 18 V at the IN pins. The power supply to the device is internally regulated at 5 V by a low dropout regulator (LDO) with an output at the INTV ${ }_{\text {CC }}$ pin. An internal diode-OR
circuit selects the highest of the supplies at the IN and OUT pins to power the device through the LDO. The diode-OR scheme permits the device's power to be temporarily kept alive by the OUT Ioad capacitance when the IN supplies have collapsed or shut off.
An undervoltage lockoutcircuit prevents all of the MOSFETs from turning on until the INTV ${ }_{\text {CC }}$ voltage exceeds 2.2 V . A $0.1 \mu \mathrm{~F}$ capacitor is recommended between the INTV Cc and GND pins, close to the device for bypassing. No external supply should be connected at the INTV ${ }_{\text {CC }}$ pin so as not to affect the LDO's operation. A small external load of less than $500 \mu \mathrm{~A}$ can be connected at the INTV $\operatorname{CC}$ pin.

## Turn-On Sequence

The board power supply at the OUT pin is controlled with two external back-to-back N-channel MOSFETs ( $\mathrm{M}_{\mathrm{D}}, \mathrm{M}_{\mathrm{H}}$ ). The MOSFET $M_{D}$ on the supply side functions as an ideal diode, while $\mathrm{M}_{\boldsymbol{H}}$ on the load side acts as a Hot Swap controlling the power supplied to the output load. The sense resistor, $\mathrm{R}_{\mathrm{S}}$, monitors the load current for overcurrent detection. The HGATE capacitor, $\mathrm{C}_{\mathrm{HG}}$, controls the gate slew rate to limit the inrush current. Resistor $\mathrm{R}_{\mathrm{HG}}$ with $\mathrm{C}_{\mathrm{HG}}$ compensates the current control loop, while $R_{H}$ prevents high frequency oscillations in the Hot Swap MOSFET.


Figure 1. $\mu \mathrm{TCA}$ Application Supplying 12V Power to Two $\mu \mathrm{TCA}$ Slots

## APPLICATIONS INFORMATION

During a normal power-up, the ideal diode MOSFET turns on first. As soon as the internally generated supply, INTV ${ }_{C C}$, rises above its 2.2 V undervoltage lockout threshold, the internal charge pump is allowed to charge up the CPO pins. Because the Hot Swap MOSFET is turned off at power-up, OUT remains low. As a result, the ideal diode gate drive amplifier senses a large forward drop between the IN and OUT pins, causing it to pull up DGATE to the CPO pin voltage.
Before the Hot Swap MOSFET can be turned on, $\overline{E N}$ must remain low and ON must remain high for a 100 ms debounce cycle to ensure that any contact bounces during the insertion have ceased. At the end of the debounce cycle, the internal fault latches are cleared. The Hot Swap MOSFET is then allowed to turn on by charging up HGATE with a $10 \mu \mathrm{~A}$ current source from the charge pump. The voltage at the HGATE pin rises with a slope equal to $10 \mu \mathrm{~A} / \mathrm{C}_{\mathrm{Hg}}$ and the supply inrush current flowing into the load capacitor, $C_{L}$, is limited to:

$$
I_{\text {INRUSH }}=\frac{C_{L}}{C_{H G}} \cdot 10 \mu \mathrm{~A}
$$

The OUT voltage follows the HGATE voltage when the Hot Swap MOSFET turns on. If the voltage across the current sense resistor, $R_{S}$, becomes too high, the inrush current will be limited by the internal current limiting circuitry. Once the MOSFET gate overdrive exceeds 4.2 V , the corresponding PWRGD pin pulls low to indicate that the power is good. Once OUT reaches the input supply voltage, HGATE continues to ramp up. An internal 12V clamp limits the HGATE voltage above OUT.

When both of the MOSFETs are turned on, the gate drive amplifier controls the gate of the ideal diode MOSFET, to servo its forward voltage drop across $R_{S}, M_{D}$ and $M_{H}$ to 25 mV . If the load current causes more than 25 mV of drop, the MOSFET gate is driven fully on and the voltage drop across the MOSFET is equal to $\mathrm{I}_{\text {LOAD }} \cdot \mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$.

## Turn-Off Sequence

The external MOSFETs can be turned off by a variety of conditions. A normal turn-off for the Hot Swap MOSFET is initiated by pulling the ON pin below its 1.155 V threshold


Figure 2. Ideal Diode Controller Start-Up Waveforms


Figure 3. Hot Swap Controller Power-Up Sequence
( 80 mV ON pin hysteresis), or pulling the $\overline{\mathrm{EN}}$ pin above its 1.235 V threshold. Additionally, an overcurrent fault of sufficient duration to trip the circuit breaker also turns off the Hot Swap MOSFET. Normally, the LTC4225 turns off the MOSFET by pulling the HGATE pin to ground with a $300 \mu \mathrm{~A}$ current sink.
All of the MOSFETs turn off when INTV ${ }_{C C}$ falls below its undervoltage lockout threshold (2.2V). The DGATE pin is pulled down with a $100 \mu \mathrm{~A}$ current to one diode voltage below the IN pin, while the HGATE pin is pulled down to the OUT pin by a 200 mA current.
The gate drive amplifier controls the ideal diode MOSFET to prevent reverse current when the input supply falls below OUT. If the input supply collapses quickly, the gate drive amplifier turns off the ideal diode MOSFET with a fast pull-down circuit as soon as it detects that IN is 20 mV below OUT. If the input supply falls at a more modest rate, the gate drive amplifier controls the MOSFET to maintain OUT at 25 mV below IN.

## APPLICATIONS InFORMATION

## Board Presence Detect with EN

If ON is high when the $\overline{\mathrm{EN}}$ pin goes low, indicating a board presence, the LTC4225 initiates a 100 ms timing cycle for contact debounce. Upon board insertion, any bounces on the $\overline{\mathrm{EN}}$ pin restart the timing cycle. When the 100 ms timing cycle is done, the internal fault latches are cleared. If the EN pin remains low at the end of the timing cycle, HGATE is charged up with a $10 \mu \mathrm{~A}$ current source to turn on the Hot Swap MOSFET.
If the $\overline{E N}$ pin goes high, indicating a board removal, the HGATE pin is pulled low with a $300 \mu$ A current sink after a $20 \mu \mathrm{~s}$ delay, turning off the Hot Swap MOSFET without clearing any latched faults.

## Overcurrent Fault

The LTC4225 features an adjustable current limit with circuit breakerfunction that protects the external MOSFETs against short circuits or excessive load current. The voltage across the external sense resistor $\left(\mathrm{R}_{\mathrm{S} 1}, \mathrm{R}_{\mathrm{S} 2}\right)$ is monitored by an electronic circuit breaker (ECB) and active current limit (ACL) amplifier. The electronic circuit breaker will turn off the Hot Swap MOSFET with a 200 mA current from HGATE to OUT if the voltage across the sense resistor exceeds $\Delta V_{\text {SENSE(CB) }}(50 \mathrm{mV})$ for longer than the fault filter delay configured at the TMR pin.
Active current limiting begins when the sense voltage exceeds the $A C L$ threshold $\Delta V_{\text {SENSE(ACL) }}(65 \mathrm{mV})$, which is $1.3 \times$ the ECB threshold $\Delta V_{\text {SENSE }}(C B)$. The gate of the Hot Swap MOSFET is brought under control by the ACL amplifier and the output current is regulated to maintain the ACL threshold across the sense resistor. At this point, the fault filter starts the timeout with a $100 \mu \mathrm{~A}$ current charging the TMR pin capacitor. If the TMR pin voltage exceeds its threshold (1.235V), the external MOSFET turns off with HGATE pulled to ground by $300 \mu \mathrm{~A}$, and its associated FAULT pulls low.
After the Hot Swap MOSFET turns off, the TMR pin capacitor is discharged with a $2 \mu \mathrm{~A}$ pull-down current until its threshold reaches 0.2 V . This is followed by a cool-off period of 14 timing cycles at the TMR pin. For the latch-off part (LTC4225-1), the HGATE pin voltage does not restart at the end of the cool-off period, unless the latched fault
is cleared by pulling the ON pin low or toggling the $\overline{\mathrm{EN}}$ pin from high to low. For the auto-retry part (LTC4225-2), the latched fault is cleared automatically at the end of the cool-off period, and the HGATE pin restarts charging up to turn on the MOSFET. Figure 4 shows an overcurrent fault on the 12 V output.
In the event of a severe short-circuit fault on the 12 V output as shown in Figure 5, the output current can surge to tens of amperes. The LTC4225 responds within $1 \mu \mathrm{~s}$ to bring the current under control by pulling the HGATE to OUT voltage down to zero volts. Almost immediately, the gate of the Hot Swap MOSFET recovers rapidly due to the R $\mathrm{H}_{\mathrm{G}}$ and $\mathrm{C}_{\mathrm{HG}}$ network, and current is actively limited until the electronic circuit breaker times out. Due to parasitic supply lead inductance, an input supply without any bypass capacitor may collapse during the high current surge and then spike upwards when the current is interrupted. Figure 11 shows the input supply transient suppressors consisting of $\mathrm{Z1}, \mathrm{R}_{\text {SNUB } 1}, \mathrm{C}_{\text {SNUB } 1}$ and $\mathrm{Z2}, \mathrm{R}_{\text {SNUB2 }}, \mathrm{C}_{\text {SNUB2 }}$ for the two supplies if there is no input capacitance.


Figure 4. Overcurrent Fault on 12V Output


Figure 5. Severe Short-Circuit on 12V Output

## APPLICATIONS INFORMATION

## Active Current Loop Stability

The active current loop on the HGATE pin is compensated by the parasitic gate capacitance of the external $N$-channel MOSFET. No further compensation components are normally required. In the case when a MOSFET with $\mathrm{C}_{I S S} \leq$ $2 n \mathrm{~F}$ is chosen, an $\mathrm{R}_{\mathrm{HG}}$ and $\mathrm{C}_{\mathrm{HG}}$ compensation network connected at the HGATE pin may be required. The value of $\mathrm{C}_{\mathrm{HG}}$ is selected based on the inrush current allowed for the output load capacitance. The resistor, $R_{H G}$, connected in series with $\mathrm{C}_{\mathrm{HG}}$ accelerates the MOSFET gate recovery for active current limiting after a fast gate pull-down due to an output short. The value of $\mathrm{C}_{\mathrm{HG}}$ should be $\leq 100 \mathrm{nF}$ and $R_{H G}$ should be between $10 \Omega$ and $100 \Omega$ for optimum performance.

## TMR Pin Functions

An external capacitor, $\mathrm{C}_{\mathrm{T}}$, connected from the TMR pin to GND serves as fault filtering when the supply output is in active current limit. When the voltage across the sense resistor exceeds the circuit breaker trip threshold ( 50 mV ), TMR pulls up with $100 \mu \mathrm{~A}$. Otherwise, it pulls down with $2 \mu \mathrm{~A}$. The fault filter times out when the 1.235V TMR threshold is exceeded, causing the corresponding FAULT pin to pull low. The fault filter delay or circuit breaker time delay is:

$$
\mathrm{t}_{\mathrm{CB}}=\mathrm{C}_{\mathrm{T}} \cdot 12[\mathrm{~ms} / \mu \mathrm{F}]
$$

After the circuit breaker timeout, the TMR pin capacitor pulls down with $2 \mu \mathrm{~A}$ from the 1.235 V TMR threshold until it reaches 0.2 V . Then, it completes 14 cooling cycles consisting of the TMR pin capacitor charging to 1.235 V with a $100 \mu \mathrm{~A}$ current and discharging to 0.2 V with a $2 \mu \mathrm{~A}$ current. At that point, the HGATE pin voltage is allowed to start up if the fault has been cleared as described in the Resetting Faults section. When the latched fault is cleared during the cool-off period, the corresponding FAULT pin pulls high. The total cool-off time for the MOSFET after an overcurrent fault is:

$$
\mathrm{t}_{\mathrm{COOL}}=\mathrm{C}_{\mathrm{T}} \bullet 11[\mathrm{~s} / \mu \mathrm{F}]
$$

If the latched fault is not cleared after the cool-off period, the cooling cycles continue until the fault is cleared.

After the cool-off period, the HGATE pin is only allowed to pull up if the fault has been cleared for the latch-off part
(LTC4225-1). For the auto-retry part (LTC4225-2), the latched fault is cleared automatically following the cool-off period and the HGATE pin voltage is allowed to restart.

## Resetting Faults (LTC4225-1)

For the latch-off part (LTC4225-1), an overcurrent fault is latched after tripping the circuit breaker, and the corresponding FAULT pin is asserted low. If the LTC4225 controls the MOSFETs on two supplies, only the Hot Swap MOSFET on the supply at fault is turned off and the other is not affected.

To reset a latched fault and restart the output, pull the corresponding 0 N pin below 0.6 V for more than $100 \mu \mathrm{~s}$ and then high above 1.235 V . The fault latches reset and the FAULT pin deasserts on the falling edge of the ON pin. When ON goes high again, a 100 ms debounce cycle is initiated before the HGATE pin voltage restarts. Toggling the EN pin high and then low again also resets a fault, but the FAULT pin pulls high at the end of the 100 ms debounce cycle before the HGATE pin voltage starts up. Bringing all the supplies below the INTV ${ }_{\text {CC }}$ undervoltage lockout threshold (2.2V) shuts off all the MOSFETs and resets all the fault latches. A 100ms debounce cycle is initiated before a normal start-up when any of the supplies is restored above the INTV ${ }_{C C}$ UVLO threshold.

## Auto-Retry after a Fault (LTC4225-2)

Forthe auto-retry part (LTC4225-2), the latched fault is reset automatically after a cool-off timing cycle as described in the TMR Pin Functions section. At the end of the cool-off period, the fault latch is cleared and FAULT pulls high. The HGATE pin voltage is allowed to start up and turn on the Hot Swap MOSFET. If the output short persists, the supply powers up into a short with active current limiting until the circuit breaker times out and FAULT again pulls low. A new cool-off cycle begins with TMR ramping down with a $2 \mu \mathrm{~A}$ current. The whole process repeats itself until the output short is removed. Since $\mathrm{t}_{\mathrm{CB}}$ and $\mathrm{t}_{\mathrm{COOL}}$ are a function of TMR capacitance, $\mathrm{C}_{\mathrm{T}}$, the auto-retry duty cycle is equal to $0.1 \%$, irrespective of $\mathrm{C}_{\mathrm{T}}$.

Figure 6 shows anauto-retry sequence after an overcurrent fault.

## APPLICATIONS InFORMATION



Figure 6. Auto-Retry Sequence After a Fault

## Supply Undervoltage Monitor

The ON pin functions as a turn-on control and an input supply monitor. A resistive divider connected between the input supply (IN1, IN2) and GND at the respective ON pin monitors the supply undervoltage condition. The undervoltage threshold is set by proper selection of the resistors and is given by:

$$
V_{\text {IN(UVTH) }}=\left(1+\frac{\mathrm{R}_{\text {TOP }}}{\mathrm{R}_{\text {BOTTOM }}}\right) \cdot \mathrm{V}_{\text {ON(TH) }}
$$

where $\mathrm{V}_{\mathrm{ON}(\mathrm{TH})}$ is the ON rising threshold (1.235V).
An undervoltage fault occurs if the input supply falls below its undervoltage threshold for longer than $20 \mu \mathrm{~s}$. The FAULT pin will not be pulled low. If the ON pin voltage falls below 1.155 V but remains above 0.6 V , the Hot Swap MOSFET is turned off by a $300 \mu \mathrm{~A}$ pull-down from HGATE to ground. The Hot Swap MOSFET turns back on instantly without the 100 ms debounce cycle when the input supply rises above its undervoltage threshold.
However, if the ON pin voltage drops below 0.6 V , it turns off the Hot Swap MOSFET and clears the associated fault latches. The Hot Swap MOSFET turns back on only after a 100 ms debounce cycle when the input supply is restored above its undervoltage threshold. An undervoltage fault on one supply does not affect the operation of the other supply. The ideal diode function controlled by the ideal diode MOSFET is unaffected by undervoltage fault conditions.

If both IN supplies fall until the internally generated supply, INTV ${ }_{C C}$, drops below its 2.2V UVLO threshold, all the MOSFETs are turned off and the fault latches are cleared. Operation resumes from a fresh start-up cycle when the input supplies are restored and INTV ${ }_{\text {CC }}$ exceeds its UVLO threshold.
There is a $10 \mu \mathrm{~s}$ glitch filter on the ON pin to reject supply glitches. By placing a filter capacitor, $\mathrm{C}_{\mathrm{F}}$, with the resistive divider atthe ON pin, the glitch filter delay is further extended by the RC time constant to prevent any false fault.

## Power Good Monitor

Internal circuitry monitors the MOSFET gate overdrive between the HGATE and OUT pins. The power good status for each supply is reported via its respective open-drain output, PWRGD1 or PWRGD2. They are normally pulled high by an external pull-up resistor or the internal $10 \mu \mathrm{~A}$ pull-up. The power good output asserts low when the gate overdrive exceeds 4.2 V during the HGATE start-up. Once asserted low, the power good status is latched and can only be cleared by pulling the ON pin low, toggling the $\overline{\mathrm{EN}}$ pin from low to high, or INTV ${ }_{C C}$ entering undervoltage lockout. The power good output continues to pull Iow while HGATE is regulating in active current limit, but pulls high when the circuit breaker times out and pulls the HGATE pin low.

## CPO and DGATE Start-Up

The CPO and DGATE pin voltages are initially pulled up to a diode below the IN pin when first powered up. CPO starts ramping up $7 \mu \mathrm{~s}$ after INTV ${ }_{\text {CC }}$ clears its undervoltage lockout level. Another $40 \mu \mathrm{~s}$ later, DGATE also starts ramping up with CPO. The CPO ramp rate is determined by the CPO pull-up current into the combined CPO and DGATE pin capacitances. An internal clamp limits the CPO pin voltage to 12 V above the IN pin, while the final DGATE pin voltage is determined by the gate drive amplifier. An internal 12 V clamp limits the DGATE pin voltage above IN.

## APPLICATIONS INFORMATION

## MOSFET Selection

The LTC4225 drives N-channel MOSFETs to conduct the load current. The important features of the MOSFETs are on-resistance, $\mathrm{R}_{\mathrm{DS}(0 \mathrm{O})}$, the maximum drain-source voltage, $\mathrm{BV}_{\text {DSS }}$, and the threshold voltage.

The gate drive for the ideal diode MOSFET and Hot Swap MOSFET is guaranteed to be greater than 5 V and 4.8 V respectively when the supply voltages at IN1 and IN2 are between 2.9 V and 7 V . When the supply voltages at IN1 and IN2 are greater than 7 V , the gate drive is guaranteed to be greater than 10 V . The gate drive is limited to not more than 14 V . This allows the use of logic-level threshold N-channel MOSFETs and standard N-channel MOSFETs above 7V. An external Zener diode can be used to clamp the potential from the MOSFET's gate to source if the rated breakdown voltage is less than 14 V .

The maximum allowable drain-source voltage, $\mathrm{BV}_{\mathrm{DSS}}$, must be higher than the supply voltages as the full supply voltage can appear across the MOSFET. If an input or output is connected to ground, the full supply voltage will appear across the MOSFET. The $R_{D S(O N)}$ should be small enough to conduct the maximum load current, and also stay within the MOSFET's power rating.

## CPO Capacitor Selection

The recommended value of the capacitor, $\mathrm{C}_{\mathrm{CP}}$, between the CPO and IN pins is approximately $10 \times$ the input capacitance, $\mathrm{C}_{\text {ISS }}$, of the ideal diode MOSFET. A larger capacitor takes a correspondingly longer time to charge up by the internal charge pump. A smaller capacitor suffers more voltage drop during a fast gate turn-on event as it shares charge with the MOSFET gate capacitance.

## Supply Transient Protection

When the capacitances at the input and output are very small, rapid changes in current during input or output shortcircuit events can cause transients that exceed the 24 V absolute maximum ratings of the IN and OUT pins. To minimize such spikes, use wider traces or heavier trace plating to reduce the power trace inductance. Also, bypass locally
with a $10 \mu \mathrm{~F}$ electrolytic and $0.1 \mu \mathrm{~F}$ ceramic, or alternatively clamp the input with a transient voltage suppressor (Z1, Z2). A $10 \Omega, 0.1 \mu \mathrm{~F}$ snubber damps the response and eliminates ringing (See Figure 11).

## Design Example

As a design example for selecting components, consider a 12 V system with a 7.6 A maximum load current for the two supplies (see Figure 1).

First, select the appropriate value of the current sense resistors ( $\mathrm{R}_{\mathrm{S} 1}$ and $\mathrm{R}_{\mathrm{S} 2}$ ) for the 12 V supply. Calculate the sense resistor value based on the maximum load current $I_{\text {LOAD (MAX) }}$, the minimum circuit breaker trip current $I_{\text {TRIP(MIN) }}$ and the lower limit for the circuit breaker threshold $\Delta V_{\text {SENSE(CB)(MIN) }}$. A load current margin given as a ratio of $\mathrm{I}_{\operatorname{TRIP}(\text { MIN })} / \mathrm{I}_{\mathrm{LOAD}(\mathrm{MAX})}$ is provided for allowing backfeeding current to flow through the sense resistor momentarily, without false tripping the circuit breaker on the higher supply before the reverse turn-off is activated on the lower supply. Assuming a load current margin of $1.5 \times$,

$$
\begin{aligned}
& \mathrm{I}_{\operatorname{TRIP}(\mathrm{MIN})}=1.5 \bullet \mathrm{I}_{\mathrm{LOAD}(\mathrm{MAX})}=1.5 \bullet 7.6 \mathrm{~A}=11.4 \mathrm{~A} \\
& \mathrm{R}_{\mathrm{S}}=\frac{\Delta \mathrm{V}_{\text {SENSE(CB)(MIN) }}}{\mathrm{I}_{\text {TRIP(MIN })}}=\frac{47.5 \mathrm{mV}}{11.4 \mathrm{~A}}=4.16 \mathrm{~m} \Omega
\end{aligned}
$$

Choose a $4 \mathrm{~m} \Omega$ sense resistor with a $1 \%$ tolerance.
Next, calculate the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the MOSFET to achieve the desired forward drop at maximum load. Assuming a forward drop, $\Delta \mathrm{V}_{\text {FWD }}$ of 60 mV across the two MOSFETs connected back-to-back:

$$
\mathrm{R}_{\mathrm{DS}(\mathrm{ON}, \mathrm{TOTAL})} \leq \frac{\Delta \mathrm{V}_{\mathrm{FWD}}}{\mathrm{I}_{\mathrm{LOAD}(\mathrm{MAX})}}=\frac{60 \mathrm{mV}}{7.6 \mathrm{~A}}=7.9 \mathrm{~m} \Omega
$$

The Si7336ADP offers a good choice with a maximum $R_{D S(O N)}$ of $3 \mathrm{~m} \Omega$ at $\mathrm{V}_{\mathrm{GS}}=10 \mathrm{~V}$, thereby giving a total of $6 \mathrm{~m} \Omega$ for two MOSFETs in the supply path. The input capacitance, $\mathrm{C}_{I S}$, of the Si7336ADP is about 5600pF. Slightly exceeding the $10 \times$ recommendation, a $0.1 \mu \mathrm{~F}$ capacitor is selected for $\mathrm{C}_{\mathrm{CP1}}$ and $\mathrm{C}_{\mathrm{CP} 2}$ at the CPO pins.

## APPLICATIONS INFORMATION

Next, verify that the thermal ratings of the selected MOSFET, Si7336ADP, are not exceeded during power-up or an output short.

Assuming the MOSFET dissipates power due to inrush current charging the load capacitor, $\mathrm{C}_{\mathrm{L}}$, at power-up, the energy dissipated in the MOSFET is the same as the energy stored in the load capacitor, and is given by:

$$
E_{C L}=\frac{1}{2} \cdot C_{L} \cdot V_{\mathbb{I N}^{2}}
$$

For $C_{L}=1600 \mu F$, the time it takes to charge up $C_{L}$ is calculated as:

$$
\mathrm{t}_{\text {CHARGE }}=\frac{\mathrm{C}_{\mathrm{L}} \cdot \mathrm{~V}_{\text {IN }}}{I_{\text {INRUSH }}}=\frac{1600 \mu \mathrm{~F} \cdot 12 \mathrm{~V}}{1 \mathrm{~A}}=19 \mathrm{~ms}
$$

The inrush current is set to 1 A by adding capacitance, $\mathrm{C}_{\mathrm{HG}}$, at the gate of the Hot Swap MOSFET.

$$
\mathrm{C}_{H G}=\frac{\mathrm{C}_{\mathrm{L}} \cdot \mathrm{I}_{\mathrm{HGATE}(\mathrm{UP})}}{\mathrm{I}_{\text {INRUSH}}}=\frac{1600 \mu \mathrm{~F} \cdot 10 \mu \mathrm{~A}}{1 \mathrm{~A}}=16 \mathrm{nF}
$$

Choose a practical value of 15 nF for $\mathrm{C}_{\mathrm{HG}}$.
The average power dissipated in the MOSFET is calculated as:

$$
P_{\mathrm{AVG}}=\frac{\mathrm{E}_{\mathrm{CL}}}{t_{\mathrm{CHARGE}}}=\frac{1}{2} \cdot \frac{1600 \mu \mathrm{~F} \cdot(12 \mathrm{~V})^{2}}{19 \mathrm{~ms}}=6 \mathrm{~W}
$$

The MOSFET selected must be able to tolerate 6W for 19ms during power-up. The SOA curves of the Si7336ADP provide for 1.5 A at $30 \mathrm{~V}(45 \mathrm{~W})$ for 100 ms . This is sufficient to satisfy the requirement. The increase in junction temperature due to the power dissipated in the MOSFET
 thermal impedance. Under this condition, the Si7336ADP data sheet indicates that the junction temperature will increase by $4.8^{\circ} \mathrm{C}$ using Zth $\mathrm{JCC}=0.8^{\circ} \mathrm{C} / \mathrm{W}$ (single pulse).

The duration and magnitude of the power pulse during an output short is a function of the TMR capacitance, $\mathrm{C}_{T}$, and the LTC4225's active current limit. The short-circuit duration is given as $\mathrm{C}_{T} \cdot 12[\mathrm{~ms} / \mu \mathrm{F}]=0.56 \mathrm{~ms}$ for $\mathrm{C}_{T}=0.047 \mu \mathrm{~F}$.

The maximum short-circuit current is calculated using the maximum active current limit threshold $\Delta \mathrm{V}_{\text {SENSE(ACL)(MAX) }}$ and minimum $\mathrm{R}_{\mathrm{S}}$ value.

$$
\mathrm{I}_{\text {SHORT(MAX) }}=\frac{\Delta \mathrm{V}_{\text {SENSE(ACL)(MAX) }}}{\mathrm{R}_{\mathrm{S}(\mathrm{MIN)}}}=\frac{75 \mathrm{mV}}{3.96 \mathrm{~m} \Omega}=18.9 \mathrm{~A}
$$

So, the maximum power dissipated in the MOSFET is 18.9A • 12V = 227W for 0.56ms. The Si7336ADP data sheet indicates that the worst-case increase in junction temperature during this short-circuit condition is $22.7^{\circ} \mathrm{C}$ using Zth ${ }_{\text {JC }}=0.1^{\circ} \mathrm{C} / \mathrm{W}$ (single pulse). Choosing $\mathrm{C}_{\mathrm{T}}=$ $0.047 \mu \mathrm{~F}$ will not cause the maximum junction temperature of the MOSFET to be exceeded. The SOA curves of the Si7336ADP provide for 15A at 30V (450W) for 1ms. This also satisfies the requirement.
Next, select the resistive divider at the ON1 and ON2 pins to provide an undervoltage threshold of 9.6 V for the 12 V supply. First, choose the bottom resistors, R1 and R3, to be 20k. Then, calculate the top resistor value for R2 and R4:

$$
\begin{aligned}
& \mathrm{R}_{\text {TOP }}=\left(\frac{\mathrm{V}_{\text {IN (UVTH })}}{\mathrm{V}_{\text {ON(TH) }}}-1\right) \cdot \mathrm{R}_{\text {BOTTOM }} \\
& \mathrm{R}_{\text {TOP }}=\left(\frac{9.6 \mathrm{~V}}{1.235 \mathrm{~V}}-1\right) \cdot 20 \mathrm{k}=135 \mathrm{k}
\end{aligned}
$$

Choose the nearest $1 \%$ resistor value of 137 k for R2 and R4. In addition, there is a $0.1 \mu \mathrm{~F}$ bypass (C1) at the INTV ${ }_{C C}$ pin and a 10 nF filter capacitor $\left(\mathrm{C}_{\mathrm{F}}\right)$ at the 0 N pin to prevent the supply glitches from turning off the Hot Swap MOSFET.

## PCB Layout Considerations

For proper operation ofthe LTC4225's circuitbreaker, Kelvin connection to the sense resistor is strongly recommended. The PCB layout should be balanced and symmetrical to minimize wiring errors. In addition, the PCB layout for the sense resistor and the power MOSFET should include good thermal managementtechniques for optimal device power dissipation. A recommended PCB layout is illustrated in Figure 7.

## LTC4225-1/LTC4225-2

## APPLICATIONS INFORMATION

Connect the IN and OUT pin traces as close as possible to the MOSFETs' terminals. Keep the traces to the MOSFETs wide and shortto minimize resistive losses. The PCB traces associated with the power path through the MOSFETs should have low resistance. The suggested trace width for $10 z$ copper foil is $0.03^{\prime \prime}$ for each ampere of DC current to keep PCB trace resistance, voltage drop and temperature rise to a minimum. Note that the sheet resistance of $10 z$ copper foil is approximately $0.5 \mathrm{~m} \Omega /$ square, and voltage
drops due to trace resistance add up quickly in high current applications.
It is also important to place the bypass capacitor, C 1 , for the INTV ${ }_{\text {CC }}$ pin, as close as possible between INTV ${ }_{C C}$ and GND. Also place $\mathrm{C}_{\mathrm{CP} 1}$ near the CPO1 and IN1 pins, and $\mathrm{C}_{\text {CP2 }}$ near the CPO2 and IN2 pins. The transient voltage suppressors, Z1 and Z2, when used, should be mounted close to the LTC4225 using short lead lengths.


Figure 7. Recommended PCB Layout for Power MOSFETs and Sense Resistors

## APPLICATIONS InFORMATION

## Power Prioritizer

Figure 8 shows an application where either of two supplies is passed to the output on the basis of priority, rather than simply allowing the highest voltage to prevail. The 5V primary supply (INPUT 1 ) is passed to the output whenever it is available; power is drawn from the 12 V backup supply (INPUT2) only when the primary supply is unavailable. As long as INPUT 1 is above the 4.3 V UV threshold set by the R1-R2 divider at the 0 N 1 pin, $\mathrm{M}_{\mathrm{H} 1}$ is turned on connecting INPUT 1 to the output. When $\mathrm{M}_{\mathrm{H} 1}$ is on, PWRGD1 goes low, which in turn pulls ON2 low and disables the IN2 path by turning $\mathrm{M}_{\mathrm{H} 2}$ off. If the primary supply fails and INPUT1 drops below 4.3V, 0N1 turns off $\mathrm{M}_{\mathrm{H} 1}$ and $\overline{\text { PWRGD1 }}$ goes high, allowing ON2 to turn on $\mathrm{M}_{\mathrm{H} 2}$ and connect the INPUT2 to the output. Diode D1 ensures that ON2 remains above 0.6 V while in the off state so that when ON2 goes high, $\mathrm{M}_{\mathrm{H} 2}$ is turned on immediately without invoking the 100ms turn-on delay. When INPUT 1 returns to a viable voltage, $\mathrm{M}_{\mathrm{H} 1}$ turns on and $\mathrm{M}_{\mathrm{H} 2}$ turns off. The ideal diode MOSFETs $\mathrm{M}_{\mathrm{D} 1}$ and $\mathrm{M}_{\mathrm{D} 2}$ prevent backfeeding of one input to the other under any condition.

## Additional Applications

In most applications, the back-to-back MOSFETs are configured with the MOSFET on the supply side as the ideal diode and the MOSFET on the load side as the Hot Swap control. But for some applications, the arrangement of the MOSFETs for the ideal diode and the Hot Swap control may reversed as shown in Figure 9. The Hot Swap MOSFET is placed on the supply side and the ideal diode MOSFET on the load side with the source terminals connected together. If this configuration is operated with 12 V supplies, the gate-to-source breakdown voltage of the MOSFETs can be exceeded when the input or output is connected to ground as the LTC4225's internal 12V clamps only limit the DGATE-to-IN and HGATE-to-OUT pin voltages. Choose a MOSFET whose gate-to-source breakdown voltage is rated for 25 V or more as 24 V voltage can appear across the GATE and SOURCE pins of the MOSFET during an input or output short. As shown in Figure 9, if a MOSFET with a lower rated gate-to-source breakdown voltage is chosen, an externalZener diode clamp is required between the GATE and SOURCE pins of the MOSFET to prevent it from breaking down.


Figure 8. 2-Channel Power Prioritizer

## APPLICATIONS INFORMATION



Figure 9. An Application with the Hot Swap MOSFET on the Supply Side and the Ideal Diode MOSFET on the Load Side


Figure 10. Plug-In Card Supply Holdup Using Ideal Diode at 12V and 3.3V Input Supplies

## LTC4225-1/LTC4225-2

APPLICATIONS INFORMATION


Figure 11. Card Resident Application with the Output Diode-ORed

## APPLICATIONS INFORMATION

POWER MODULE \#1

*ADDITIONAL DETAILS OMITTED FOR CLARITY
Figure 12. 12V Distribution in $\mu$ TCA Redundant Power Subsystem

## LTC4225-1/LTC4225-2

PACKAGE DESCRIPTION
UFD Package
24-Lead Plastic QFN ( $4 \mathrm{~mm} \times 5 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1696 Rev A)


## PACKAGE DESCRIPTION

## GN Package

24-Lead Plastic SSOP (Narrow . 150 Inch)
(Reference LTC DWG \# 05-08-1641)


NOTE:

1. CONTROLLING DIMENSION: INCHES
2. DIMENSIONS ARE IN $\frac{\text { INCHES }}{\text { (MILLIMETERS }}$
3. DRAWING NOT TO SCALE
*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH
SHALL NOT EXCEED 0.006 " ( 0.152 mm ) PER SIDE
**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD
FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

## LTC4225-1/LTC4225-2

## TYPICAL APPLICATION

Plug-In Card Diode-OR Application with Hot Swap First Followed by Ideal Diode Control


## RELATGD PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :--- | :--- | :--- |
| LTC1421 | Dual Channel, Hot Swap Controller | Operates from 3V to 12V, Supports -12V, SSOP-24 |
| LTC1645 | Dual Channel, Hot Swap Controller | Operates from 3V to 12V, Power Sequencing, SO-8 or S0-14 |
| LTC1647-1/LTC1647-2/ <br> LTC1647-3 | Dual Channel, Hot Swap Controller | Operates from 2.7V to 16.5V, S0-8 or SSOP-16 |
| LTC4210 | Single Channel, Hot Swap Controller | Operates from 2.7V to 16.5V, Active Current Limiting, SOT23-6 |
| LTC4211 | Single Channel, Hot Swap Controller | Operates from 2.7V to 16.5V, Multifunction Current Control, MSOP-8 or MSOP-10 |
| LTC4215 | Single Channel, Hot Swap Controller | Operates from 2.9V to 15V, I2C Compatible Monitoring, SSOP-16 or QFN-24 |
| LTC4216 | Single Channel, Hot Swap Controller | Operates from 0V to 6V, Active Current Limiting, MSOP-10 or DFN-12 |
| LTC4218 | Single Channel, Hot Swap Controller | Operates from 2.9V to 26.5V, Active Current Limiting, SSOP-16 or DFN-16 |
| LTC4221 | Dual Channel, Hot Swap Controller | Operates from 1V to 13.5V, Multifunction Current Control, SSOP-16 |
| LTC4222 | Dual Channel, Hot Swap Controller | Operates from 2.9V to 29V, I2C Compatible Monitoring, SSOP-36 or QFN-32 |
| LTC4223 | Dual Supply Hot Swap Controller | Controls 12V and 3.3V, Active Current Limiting, SSOP-16 or DFN-16 |
| LTC4224 | Dual Channel, Hot Swap Controller | Operates from 2.7V to 6V, Active Current Limiting, MSOP-10 or DFN-10 |
| LTC4352 | Low Voltage Ideal Diode Controller | Operates from 2.9V to 18V, Controls N-Channel, MSOP-12 or DFN-12 |
| LTC4354 | Negative Voltage Diode-OR Controller <br> and Monitor | 80V Operation, Controls Two N-Channels, S0-8 or DFN-8 |
| LTC4355 | Positive High Voltage Ideal Diode-OR <br> and Monitor | Operates from 9V to 80V, Controls Two N-Channels, S0-16 or DFN-14 |
| LTC4357 | Positive High Voltage Ideal Diode <br> Controller | Operates from 9V to 80V, Controls N-Channel, MSOP-8 or DFN-6 |
| LTC4358 | 5A Ideal Diode | Operates from 9V to 26.5V, On-Chip N-Channel, TSSOP-16 or DFN-14 |

# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Analog Devices Inc.:
LTC4225IGN-2\#PBF LTC4225IUFD-1\#TRPBF LTC4225CGN-1\#PBF LTC4225CUFD-2\#PBF LTC4225CGN-
2\#TRPBF LTC4225CUFD-1\#PBF LTC4225CGN-1\#TRPBF LTC4225IUFD-2\#PBF LTC4225CUFD-2\#TRPBF
LTC4225IUFD-2\#TRPBF LTC4225CUFD-1\#TRPBF LTC4225IGN-1\#PBF LTC4225IGN-2\#TRPBF LTC4225IGN-
1\#TRPBF LTC4225CGN-2\#PBF LTC4225IUFD-1\#PBF

