Micropower 150 mA LDO Linear Regulators with ENABLE, DELAY, RESET, and Monitor FLAG

The NCV8501 is a family of precision micropower voltage regulators. Their output current capability is 150 mA. The family has output voltage options for adjustable, 2.5 V, 3.3 V, 5.0 V, 8.0 V, and 10 V.

The output voltage is accurate within $\pm 2.0\%$ with a maximum dropout voltage of 0.6 V at 150 mA. Low quiescent current is a feature drawing only 90 μ A with a 100 μ A load. This part is ideal for any and all battery operated microprocessor equipment.

Microprocessor control logic includes an active \overline{RESET} (with DELAY), and a FLAG monitor which can be used to provide an early warning signal to the microprocessor of a potential impending \overline{RESET} signal. The use of the FLAG monitor allows the microprocessor to finish any signal processing before the \overline{RESET} shuts the microprocessor down.

The active \overline{RESET} circuit operates correctly at an output voltage as low as 1.0 V. The \overline{RESET} function is activated during the power up sequence or during normal operation if the output voltage drops outside the regulation limits.

The regulator is protected against reverse battery, short circuit, and thermal overload conditions. The device can withstand load dump transients making it suitable for use in automotive environments. The device has also been optimized for EMC conditions.

Features

- Output Voltage Options: Adjustable, 2.5 V, 3.3 V, 5.0 V, 8.0 V, 10 V
- ±2.0% Output
- Low 90 μA Quiescent Current
- Fixed or Adjustable Output Voltage
- Active RESET
- ENABLE
- 150 mA Output Current Capability
- Fault Protection
 - ♦ +60 V Peak Transient Voltage
 - → -15 V Reverse Voltage
 - ◆ Short Circuit
 - ◆ Thermal Overload
- Early Warning through FLAG/MON Leads
- NCV Prefix for Automotive and Other Applications Requiring Site and Change Control
- These are Pb-Free Devices



ON Semiconductor®

http://onsemi.com





SO-8 D SUFFIX CASE 751



SOIC 16 LEAD WIDE BODY EXPOSED PAD PDW SUFFIX CASE 751AG

MARKING DIAGRAMS





x = Voltage Ratings as Indicated Below:

A = Adjustable

2 = 2.5 V

3 = 3.3 V5 = 5.0 V

8 = 8.0 V

0 = 0.0 V0 = 10 V

A = Assembly Location

WL, L = Wafer Lot

YY, Y = Year

WW, W = Work Week

G or ■ = Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 14 of this data sheet.

PIN CONNECTIONS, ADJUSTABLE OUTPUT



PIN CONNECTIONS, FIXED OUTPUT






Figure 1. Application Diagram

MAXIMUM RATINGS*

| R | Value | Unit | |
|--|--|----------------------|----------------------|
| V _{IN} (dc) | -15 to 45 | ٧ | |
| Peak Transient Voltage (46 V Load Dump @ V _{IN} = 1 | 4 V) | 60 | V |
| Operating Voltage | | 45 | V |
| V _{OUT} (dc) | | -0.3 to 16 | V |
| Voltage Range (RESET, FLAG) | | -0.3 to 10 | V |
| Input Voltage Range (MON) (VAOJ) | -0.3 to 10 -0.3 to 16 | ٧ | |
| Input Voltage Range (ENABLE) | -0.3 to 10** | V | |
| ESD Susceptibility (Human Body Model) | 2.0 | kV | |
| Junction Temperature, T _J | | -40 to +150 | °C |
| Storage Temperature, T _S | –55 to 150 | °C | |
| | -to-Case, R _{θJC} -to-Ambient, R _{θJA} | 45 165 | °C/W °C/W |
| Package Thermal Resistance, SOW-16 E PAD: | Junction–to–Case, $R_{\theta JC}$ Junction–to–Ambient, $R_{\theta JA}$ Junction–to–Pin, $R_{\theta JP}$ (Note 1) | 15 56 35 | °C/W °C/W °C/W |
| Lead Temperature Soldering: | Reflow: (SMD styles only) (Note 2) | 260 Peak (Note 3) | °C |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect

- 1. Measured to pin 16.
- 2. 150 second maximum above 217°C.
- 3. -5° C / $+0^{\circ}$ C allowable conditions.

device reliability.

*During the voltage range which exceeds the maximum tested voltage of V_{IN}, operation is assured, but not specified. Wider limits may apply. Thermal dissipation must be observed closely.

**Reference Figure 15 for switched-battery ENABLE application.

ELECTRICAL CHARACTERISTICS (I_{OUT} = 1.0 mA, ENABLE = 5.0 V, $-40^{\circ}C \le T_{J} \le 150^{\circ}C$; V_{IN} dependent on voltage option (Note 4); unless otherwise specified.)

| Characteristic | Test Conditions | Min | Тур | Max | Unit |
|--|--|----------------|----------------|-------------------------|------------|
| Output Stage | | | | | |
| Output Voltage for 2.5 V Option | $6.5 \text{ V} < \text{V}_{\text{IN}} < 16 \text{ V}, 100 \mu\text{A} \le \text{I}_{\text{OUT}} \le 150 \text{mA}$ | 2.450 | 2.5 | 2.550 | V |
| | 5.5 V < V_{IN} < 26 V , 100 μ A $\leq I_{OUT} \leq$ 150 mA | 2.425 | 2.5 | 2.575 | V |
| Output Voltage for 3.3 V Option | $7.3 \text{ V} < \text{V}_{\text{IN}} < 16 \text{ V}, 100 \ \mu\text{A} \le \text{I}_{\text{OUT}} \le 150 \ \text{mA}$ | 3.234 | 3.3 | 3.366 | V |
| | 5.5 V < V_{IN} < 26 V , 100 μ A \leq $I_{OUT} \leq$ 150 mA | 3.201 | 3.3 | 3.399 | V |
| Output Voltage for 5.0 V Option | $9.0 \text{ V} < \text{V}_{\text{IN}} < 16 \text{ V}, 100 \ \mu\text{A} \le \text{I}_{\text{OUT}} \le 150 \ \text{mA}$ | 4.90 | 5.0 | 5.10 | V |
| | 6.0 V < V_{IN} < 26 V , 100 μ A \leq $I_{OUT} \leq$ 150 mA | 4.85 | 5.0 | 5.15 | V |
| Output Voltage for 8.0 V Option | 9.0 V < V _{IN} < 26 V , 100 μ A \leq I _{OUT} \leq 150 mA | 7.76 | 8.0 | 8.24 | V |
| Output Voltage for 10 V Option | 11 V < V_{IN} < 26 V , 100 μA ≤ I _{OUT} ≤ 150 mA | 9.7 | 10 | 10.3 | V |
| Output Voltage for Adjustable Option | $V_{OUT} = V_{ADJ}$ (Unity Gain) 6.5 V < V _{IN} < 16 V, 100 μ A < I _{OUT} < 150 mA 5.5 V < V _{IN} < 26 V, 100 μ A < I _{OUT} < 150 mA | 1.254 1.242 | 1.280 1.280 | 1.306 1.318 | V V |
| Dropout Voltage (V _{IN} – V _{OUT}) | I _{OUT} = 150 mA | _ | 400 | 600 | mV |
| (5.0 V, 8.0 V, 10 V, and Adj. > 5.0 V Options Only) | I _{OUT} = 1.0 mA | - | 100 | 150 | mV |
| Load Regulation | V _{IN} = 14 V, 5.0 mA ≤ I _{OUT} ≤ 150 mA | -30 | 5.0 | 30 | mV |
| Line Regulation | $[V_{OUT}(Typ) + 1.0] < V_{IN} < 26 \text{ V}, I_{OUT} = 1.0 \text{ mA}$ | _ | 15 | 60 | mV |
| Quiescent Current, Low Load 2.5 V Option | I_{OUT} = 100 μ A, V_{IN} = 12 V, MON = V_{OUT} | _ | 90 | 125 | μΑ |
| 3.3 V Option | | _ | 90 | 125 | μ A |
| 5.0 V Option | | _ | 90 | 125 | μA |
| 8.0 V Option 10 V Option | | _ | 100 | 150 | μΑ |
| Adjustable Option | | - | 100 | 150 | μΑ |
| , р | | ı | 50 | 75 | μΑ |
| Quiescent Current, Medium Load All Options | I_{OUT} = 75 mA, V_{IN} = 14 V, MON = V_{OUT} | - | 4.0 | 6.0 | mA |
| Quiescent Current, High Load All Options | I_{OUT} = 150 mA, V_{IN} = 14 V, MON = V_{OUT} | - | 12 | 19 | mA |
| Quiescent Current, (I _Q) Sleep Mode | ENABLE = 0 V, V _{IN} = 12 V | - | 12 | 30 | μΑ |
| Current Limit | - | 151 | 300 | _ | mA |
| Short Circuit Output Current | V _{OUT} = 0 V | 40 | 190 | _ | mA |
| Thermal Shutdown | (Guaranteed by Design) | 150 | 180 | _ | °C |
| Reset Function (RESET) | (Statistical by Doorger) | | | <u> </u> | |
| RESET Threshold for 2.5 V Option | 5.5 V ≤ V _{IN} ≤ 26 V (Note 5) | | | | |
| HIGH (V _{RH}) | V _{OUT} Increasing | 2.28 | 2.350 | 0.98 × V _{OUT} | V |
| LOW (V _{RL}) | V _{OUT} Decreasing | 2.25 | 2.300 | $0.97 \times V_{OUT}$ | V |
| RESET Threshold for 3.3 V Option | 5.5 V ≤ V _{IN} ≤ 26 V (Note 5) | | | 33. | |
| HIGH (V _{BH}) | V _{OUT} Increasing | 3.00 | 3.102 | 0.98 × V _{OUT} | V |
| LOW (V _{RL}) | V _{OUT} Decreasing | 2.97 | 3.036 | $0.97 \times V_{OUT}$ | V |
| RESET Threshold for 5.0 V Option | | | | | |
| HIGH (V _{RH}) | V _{OUT} Increasing | 4.55 | 4.70 | 0.98 × V _{OUT} | V |
| LOW (V _{RL}) | V _{OUT} Decreasing | 4.50 | 4.60 | 0.97 × V _{OUT} | V |
| RESET Threshold for 8.0 V Option | | | | 1.3001 | - |
| HIGH (V _{RH}) | V _{OUT} Increasing | 7.05 | 7.52 | 0.98 × V _{OUT} | V |
| LOW (V _{RL}) | V _{OUT} Decreasing | 7.00 | 7.36 | 0.97 × V _{OUT} | V |

^{4.} Voltage range specified in the Output Stage of the Electrical Characteristics in boldface type. 5. For $V_{IN} \le 5.5 \text{ V}$, a $\overline{\text{RESET}} = \text{Low may occur with the output in regulation.}$

ELECTRICAL CHARACTERISTICS (I_{OUT} = 1.0 mA, ENABLE = 5.0 V, $-40^{\circ}C \le T_{J} \le 150^{\circ}C$; V_{IN} dependent on voltage option (Note 4); unless otherwise specified.)

| Characteristic | Test Conditions | Min | Тур | Max | Unit |
|--|--|--------------|--------------|--|------|
| Reset Function (RESET) | | | | | |
| RESET Threshold for 10 V Option HIGH (V _{RH}) LOW (V _{RL}) | V _{OUT} Increasing V _{OUT} Decreasing | 8.60 8.50 | 9.40 9.20 | 0.98 × V _{OUT} 0.97 × V _{OUT} | V |
| Output Voltage Low (V _{RLO}) | 1.0 V ≤ V _{OUT} ≤ V _{RL} , R _{RESET} = 10 k | - | 0.1 | 0.4 | V |
| DELAY Switching Threshold (V _{DT}) | - | 1.4 | 1.8 | 2.2 | V |
| DELAY Low Voltage | V _{OUT} < RESET Threshold Low(min) | - | _ | 0.1 | ٧ |
| DELAY Charge Current | DELAY = 1.0 V, V _{OUT} > V _{RH} | 1.5 | 2.5 | 3.5 | μΑ |
| DELAY Discharge Current | DELAY = 1.0 V, V _{OUT} = 1.5 V | 5.0 | - | _ | mA |
| FLAG/Monitor | | | | | |
| Monitor Threshold | Increasing and Decreasing | 1.10 | 1.20 | 1.31 | V |
| Hysteresis | - | 20 | 50 | 100 | mV |
| Input Current | MON = 2.0 V | -0.5 | 0.1 | 0.5 | μΑ |
| Output Saturation Voltage | MON = 0 V, I _{FLAG} = 1.0 mA | - | 0.1 | 0.4 | V |
| Voltage Adjust (Adjustable Output o | only) | | | | |
| Input Current | V _{ADJ} = 1.28 V | -0.5 | - | 0.5 | μА |
| ENABLE | | | | | |
| Input Threshold Low High | | - 3.0 | - | 0.5 - | V |
| Input Current | ENABLE = 5.0 V | - | 1.0 | 5.0 | μΑ |

^{4.} Voltage range specified in the Output Stage of the Electrical Characteristics in boldface type. 5. For $V_{\text{IN}} \leq 5.5 \text{ V}$, a $\overline{\text{RESET}} = \text{Low}$ may occur with the output in regulation.


PACKAGE PIN DESCRIPTION, ADJUSTABLE OUTPUT

| Package Pin Number | | | | |
|--------------------|-----------------------|------------------|--|--|
| SO-8 | SOW-16 E PAD | Pin Symbol | Function | |
| 1 | 7 | V_{IN} | Input Voltage. | |
| 2 | 8 | MON | Monitor. Input for early warning comparator. If not needed connect to V _{OUT.} | |
| 3 | 9 | ENABLE | ENABLE control for the IC. A high powers the device up. | |
| 4 | 3–6, 10–12, 14, 15 | NC | No connection. | |
| 5 | 13 | GND | Ground. All GND leads must be connected to Ground | |
| 6 | 16 | FLAG | Open collector output from early warning comparator. | |
| 7 | 1 | V_{ADJ} | Voltage Adjust. A resistor divider from V _{OUT} to this lead sets the output voltage. | |
| 8 | 2 | V _{OUT} | ±2.0%, 150 mA output. | |

PACKAGE PIN DESCRIPTION, FIXED OUTPUT

| Package Pin Number | | | |
|--------------------|------------------------|------------------|--|
| SO-8 | SOW-16 E PAD | Pin Symbol | Function |
| 1 | 7 | V_{IN} | Input Voltage. |
| 2 | 8 | MON | Monitor. Input for early warning comparator. If not needed connect to V _{OUT} . |
| 3 | 9 | ENABLE | ENABLE control for the IC. A high powers the device up. |
| 4 | 10 | DELAY | Timing capacitor for RESET function. |
| 5 | 13 | GND | Ground. All GND leads must be connected to Ground |
| 6 | 16 | RESET | Active reset (accurate to V _{OUT} ≥ 1.0 V) |
| 7 | 1 | FLAG | Open collector output from early warning comparator. |
| 8 | 2 | V _{OUT} | ±2.0%, 150 mA output. |
| _ | 3–6, 11, 12, 14, 15 | NC | No connection. |


TYPICAL PERFORMANCE CHARACTERISTICS



3.35 V_{OUT} = 3.3 V V_{IN} = 14 V 3.34 $I_{OUT} = 5.0 \text{ mA}$ 3.33 3.32 Vout (V) 3.31 3.30 3.29 3.28 3.27 -40 -25 -10 5 20 35 50 65 80 95 110 125 Temperature (°C)

Figure 2. Output Voltage vs. Temperature

Figure 3. Output Voltage vs. Temperature







Figure 4. Quiescent Current vs. Output Current

Figure 5. Quiescent Current vs. Output Current







Figure 6. Quiescent Current vs. Input Voltage

Figure 7. Quiescent Current vs. Input Voltage


TYPICAL PERFORMANCE CHARACTERISTICS



16 $V_{IN} = 12 V$ 14 Quiescent Current (µA) 12 10 8 6 4 2 , -40 -25 -10 5 20 35 50 65 80 95 110 125 Temperature (°C)

Figure 8. Dropout Voltage vs. Output Current

Figure 9. Sleep Mode I_Q vs. Temperature






Figure 10. Output Stability with Output Voltage Change

Figure 11. Output Stability with Output Capacitor Change




Figure 12. Audio Frequency Power Supply Rejection Ratio




Figure 13. Block Diagram

CIRCUIT DESCRIPTION

REGULATOR CONTROL FUNCTIONS

The NCV8501 contains the microprocessor compatible control function \overline{RESET} (Figure 14).




Figure 14. Reset and Delay Circuit Wave Forms

RESET Function

A \overline{RESET} signal (low voltage) is generated as the IC powers up until V_{OUT} is within 6.0% of the regulated output voltage, or when V_{OUT} drops out of regulation,and is lower than 8.0% below the regulated output voltage. Hysteresis is included in the function to minimize oscillations.

The \overline{RESET} output is an open collector NPN transistor, controlled by a low voltage detection circuit. The circuit is functionally independent of the rest of the IC thereby guaranteeing that the \overline{RESET} signal is valid for V_{OUT} as low as 1.0~V.

ENABLE Function

The part stays in a low I_Q sleep mode when the ENABLE pin is held low. The part has an internal pull down if the pin is left floating. This is intended for failure modes only. An external connection (active pulldown, resistor, or switch) for normal operation is recommended.

The integrity of the ENABLE pin allows it to be tied directly to the battery line through an external resistor. It will withstand load dump potentials in this configuration.




Figure 15. ENABLE Function

DELAY Function

The reset delay circuit provides a programmable (by external capacitor) delay on the \overline{RESET} output lead.

The DELAY lead provides source current (typically $2.5 \,\mu A$) to the external DELAY capacitor during the following proceedings:

- 1. During Power Up (once the regulation threshold has been verified).
- 2. After a reset event has occurred and the device is back in regulation. The DELAY capacitor is discharged when the regulation (RESET threshold) has been violated. This is a latched incident. The capacitor will fully discharge and wait for the device to regulate before going through the delay time event again.

FLAG/Monitor Function

An on-chip comparator is provided to perform an early warning to the microprocessor of a possible reset signal. The reset signal typically turns the microprocessor off instantaneously. This can cause unpredictable results with the microprocessor. The signal received from the FLAG pin will allow the microprocessor time to complete its present task before shutting down. This function is performed by a comparator referenced to the bandgap reference. The actual trip point can be programmed externally using a resistor divider to the input monitor (MON) (Figure 16). The typical threshold is 1.20 V on the MON pin.




Figure 16. FLAG/Monitor Function

Voltage Adjust

Figure 17 shows the device setup for a user configurable output voltage. The feedback to the $V_{\rm ADJ}$ pin is taken from a voltage divider referenced to the output voltage. The loop is balanced around the Unity Gain threshold (1.28 V typical).




Figure 17. Adjustable Output Voltage

APPLICATION NOTES




Figure 18. Additional Output Current

Adding Capability

Figure 18 shows how the adjustable version of parts can be used with an external pass transistor for additional current capability. The setup as shown will provide greater than 1 Amp of output current.

FLAG MONITOR

Figure 19 shows the FLAG Monitor waveforms as a result of the circuit depicted in Figure 16. As the output voltage falls (V_{OUT}), the Monitor threshold is crossed. This causes the voltage on the \overline{FLAG} output to go low sending a warning signal to the microprocessor that a \overline{RESET} signal may occur in a short period of time. $T_{WARNING}$ is the time the microprocessor has to complete the function it is currently working on and get ready for the \overline{RESET} shutdown signal.





Figure 19. FLAG Monitor Circuit Waveform



*C_{IN} required if regulator is located far from the power supply filter
**C_{OUT} required for stability. Capacitor must operate at minimum
temperature expected

Figure 20. Test and Application Circuit Showing Output Compensation

SETTING THE DELAY TIME

The delay time is controlled by the Reset Delay Low Voltage, Delay Switching Threshold, and the Delay Charge Current. The delay follows the equation:

$$t_{DELAY} = \frac{\left[\text{CDELAY}(\text{V}_{dt} - \text{Reset Delay Low Voltage}) \right]}{\text{Delay Charge Current}}$$

Example:

Using $C_{DELAY} = 33 \text{ nF}$.

Assume reset Delay Low Voltage = 0.

Use the typical value for $V_{dt} = 1.8 \text{ V}$.

Use the typical value for Delay Charge Current = $2.5 \mu A$.

$$t_{DELAY} = \frac{\left[33 \text{ nF} (1.8 - 0)\right]}{2.5 \, \mu A} = 23.8 \text{ ms}$$

STABILITY CONSIDERATIONS

The output or compensation capacitor helps determine three main characteristics of a linear regulator: start-up delay, load transient response and loop stability.

The capacitor value and type should be based on cost, availability, size and temperature constraints.

The value for the output capacitor C_{OUT} shown in Figure 20 should work for most applications, however it is not necessarily the optimized solution.

UNDERSTANDING THE NCV8501 ENABLE PIN INPUT CURRENT




Figure 21. NCV8501 Enable Function Equivalent Circuit

Z1, R1, and Z2 provide ESD and overvoltage protection. Note that, for ENABLE pin voltages in excess of 10 V, an external series resistor is required to limit the current into Z1.

For ENABLE pin voltages less than +7 V, the 5 μ A (maximum value) current source dominates the input current, as the opposing P1 base current is negligible by comparison.

For ENABLE pin voltages between +7 V and +11 V, the input current is given by:

$$5 \mu A + ((V_{ENABLE} - 7) / 20 k\Omega)$$

For ENABLE pin voltages in excess of 10 V (Z1 breakover voltage can be as low as 10 V), the input current is dominated by the external series resistor. For the case where V_{ENABLE} = 12 V; R_{EXT} = 10 k Ω , the input current can be up to (2 V/10 k Ω), = 200 μA .

The ENABLE threshold is that voltage required to achieve \sim 3.85 V at the base of N1, or approximately (3.85 V – 2 Vbe). At +20°C, this threshold is \sim 2.55 V. At –40°C, it can be as high as 3 V.

If the value of R_{EXT} is increased to ~200 k Ω , to reduce ENABLE input current, then the worst–case drop across R_{EXT} must be added to 3 V to determine the effective maximum ENABLE threshold. At V_{ENABLE} < 7 V, we only need to consider the 5 μA current sink.

Max effective threshold =
$$3 \text{ V} + (5 \mu\text{A} * 220 \text{ k}\Omega)$$

= $3 \text{ V} + 1.1 \text{ V}$
= 4.1 V

CALCULATING POWER DISSIPATION IN A SINGLE OUTPUT LINEAR REGULATOR

The maximum power dissipation for a single output regulator (Figure 22) is:

$$PD(max) = [VIN(max) - VOUT(min)]IOUT(max) + VIN(max)IQ$$
(eq. 1)

where:

V_{IN(max)} is the maximum input voltage,

V_{OUT(min)} is the minimum output voltage,

 $I_{OUT(max)}$ is the maximum output current for the application, and

 I_Q is the quiescent current the regulator consumes at $I_{OUT(max)}. \label{eq:lower}$

Once the value of $P_{D(max)}$ is known, the maximum permissible value of $R_{\theta JA}$ can be calculated:

$$R_{\Theta}JA = \frac{150 \boxed{0} - T_{A}}{P_{D}}$$
 (eq. 2)

The value of $R_{\theta JA}$ can then be compared with those in the package section of the data sheet. Those packages with $R_{\theta JA}$'s less than the calculated value in Equation 2 will keep the die temperature below 150°C.

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heatsink will be required.




Figure 22. Single Output Regulator with Key Performance Parameters Labeled




Figure 23. 16 Lead SOW (Exposed Pad), θ JA as a Function of the Pad Copper Area (2 oz. Cu Thickness), Board Material = 0.0625" G-10/R-4

HEATSINKS

A heatsink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of $R_{\theta JA}$:

$$R_{\theta}JA = R_{\theta}JC + R_{\theta}CS + R_{\theta}SA \qquad (eq. 3)$$

where:

 $R_{\theta JC}$ = the junction-to-case thermal resistance,

 $R_{\theta CS}$ = the case-to-heatsink thermal resistance, and

 $R_{\theta SA}$ = the heatsink-to-ambient thermal resistance.


 $R_{\theta JC}$ appears in the package section of the data sheet. Like $R_{\theta JA}$, it too is a function of package type. $R_{\theta CS}$ and $R_{\theta SA}$ are functions of the package type, heatsink and the interface between them. These values appear in heatsink data sheets of heatsink manufacturers.

ORDERING INFORMATION

| Device | Output Voltage | Package | Shipping† |
|------------------|----------------|---------------------------------|------------------|
| NCV8501DADJG | Adjustable | SO-8 (Pb-Free) | 98 Units/Rail |
| NCV8501DADJR2G | Adjustable | SO-8 (Pb-Free) | 2500 Tape & Reel |
| NCV8501PDWADJG | Adjustable | SOW-16 Exposed Pad (Pb-Free) | 47 Units/Rail |
| NCV8501PDWADJR2G | Adjustable | SOW-16 Exposed Pad (Pb-Free) | 1000 Tape & Reel |
| NCV8501D25G | 2.5 V | SO-8 (Pb-Free) | 98 Units/Rail |
| NCV8501D25R2G | 2.5 V | SO-8 (Pb-Free) | 2500 Tape & Reel |
| NCV8501PDW25G | 2.5 V | SOW-16 Exposed Pad (Pb-Free) | 47 Units/Rail |
| NCV8501PDW25R2G | 2.5 V | SOW-16 Exposed Pad (Pb-Free) | 1000 Tape & Reel |
| NCV8501D33G | 3.3 V | SO-8 (Pb-Free) | 98 Units/Rail |
| NCV8501D33R2G | 3.3 V | SO-8 (Pb-Free) | 2500 Tape & Reel |
| NCV8501PDW33G | 3.3 V | SOW-16 Exposed Pad (Pb-Free) | 47 Units/Rail |
| NCV8501PDW33R2G | 3.3 V | SOW-16 Exposed Pad (Pb-Free) | 1000 Tape & Reel |
| NCV8501D50G | 5.0 V | SO-8 (Pb-Free) | 98 Units/Rail |
| NCV8501D50R2G | 5.0 V | SO-8 (Pb-Free) | 2500 Tape & Reel |
| NCV8501PDW50G | 5.0 V | SOW-16 Exposed Pad (Pb-Free) | 47 Units/Rail |
| NCV8501PDW50R2G | 5.0 V | SOW-16 Exposed Pad (Pb-Free) | 1000 Tape & Reel |
| NCV8501D80G | 8.0 V | SO-8 (Pb-Free) | 98 Units/Rail |
| NCV8501D80R2G | 8.0 V | SO-8 (Pb-Free) | 2500 Tape & Reel |
| NCV8501PDW80G | 8.0 V | SOW-16 Exposed Pad (Pb-Free) | 47 Units/Rail |
| NCV8501PDW80R2G | 8.0 V | SOW-16 Exposed Pad (Pb-Free) | 1000 Tape & Reel |
| NCV8501D100G | 10 V | SO-8 (Pb-free) | 98 Units/Rail |
| NCV8501D100R2G | 10 V | SO-8 (Pb-Free) | 2500 Tape & Reel |
| NCV8501PDW100G | 10 V | SOW-16 Exposed Pad (Pb-Free) | 47 Units/Rail |
| NCV8501PDW100R2G | 10 V | SOW-16 Exposed Pad (Pb-Free) | 1000 Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

PACKAGE DIMENSIONS




- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)

- MAXIMUM MIDLE PHO INCIDIO 10.15 (0.005)
 PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.127 (0.005) TOTAL
 IN EXCESS OF THE D DIMENSION AT
 MAXIMUM MATERIAL CONDITION.
- 751–01 THRU 751–06 ARE OBSOLETE. NEW STANDARD IS 751–07.

| | MILLIN | IETERS | INCHES | | | |
|-----|---------|----------|--------|-----------|--|--|
| DIM | MIN MAX | | MIN | MAX | | |
| Α | 4.80 | 5.00 | 0.189 | 0.197 | | |
| В | 3.80 | 4.00 | 0.150 | 0.157 | | |
| С | 1.35 | 1.75 | 0.053 | 0.069 | | |
| D | 0.33 | 0.51 | 0.013 | 0.020 | | |
| G | 1.27 | 1.27 BSC | | 0.050 BSC | | |
| Н | 0.10 | 0.25 | 0.004 | 0.010 | | |
| J | 0.19 | 0.25 | 0.007 | 0.010 | | |
| K | 0.40 | 1.27 | 0.016 | 0.050 | | |
| М | 0 0 8 0 | | 0 ° | 8 ° | | |
| N | 0.25 | 0.50 | 0.010 | 0.020 | | |
| S | 5.80 | 6.20 | 0.228 | 0.244 | | |

SOLDERING FOOTPRINT*




 $\left(\frac{\text{mm}}{\text{inches}}\right)$ SCALE 6:1

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

SOIC 16 LEAD WIDE BODY, EXPOSED PAD **PDW SUFFIX**

CASE 751AG-01



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and

0.150 DIMENSIONS: INCHES

SMART REGULATOR is a registered trademark of Semiconductor Components Industries, LLC.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Mounting Techniques Reference Manual, SOLDERRM/D.

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

INCHES

MIN MAX

0.050 BSC

0

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor:

NCV8501D100 NCV8501D100G NCV8501D100R2 NCV8501D100R2G NCV8501D25 NCV8501D25G NCV8501D25R2 NCV8501D25R2 NCV8501D33 NCV8501D33G NCV8501D33R2 NCV8501D33R2G NCV8501D50G NCV8501D50R2 NCV8501D50R2G NCV8501D80G NCV8501D80R2 NCV8501D80R2G NCV8501D80G NCV8501D80R2 NCV8501D80R2G NCV8501D80R2G NCV8501D80R2G NCV8501D80R2G NCV8501PDW80 NCV8501PDW80R2 NCV8501PDW80R2G NCV8501PDW80B NCV8501PDW80B2 NCV8501PDW8