

Sample &

Buy





SCLS244J-OCTOBER 1995-REVISED DECEMBER 2014

SNx4AHC574 Octal Edge-Triggered D-Type Flip-Flops With 3-State Outputs

Technical

Documents

1 Features

- Operating Range 2-V to 5.5-V V_{CC}
- 3-State Outputs Drive Bus Lines Directly
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- On Products Compliant to MIL-PRF-38535, All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model
 - 200-V Machine Model
 - 1000-V Charged-Device Model

2 Applications

- Smart Grids
- TVs
- Set Top Boxes
- Audio
- Servers
- Surveillance Cameras
- Network Switches
- Infotainment
- **4** Simplified Schematic

3 Description

Tools &

Software

The SNx4AHC574 devices are octal edge-triggered D-type flip-flops that feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


Support &

Community

20

Device Information ⁽¹⁾									
PART NUMBER	PACKAGE	BODY SIZE (NOM)							
	SSOP (20)	7.50 mm × 5.30 mm							
	TVSOP (20)	5.00 mm × 4.40 mm							
SNx4AHC574	SOIC (20)	12.80 mm × 7.50 mm							
	PDIP (20)	25.40 mm × 6.35 mm							
	TSSOP (20)	6.50 mm × 4.40 mm							

(1) For all available packages, see the orderable addendum at the end of the data sheet.



To Seven Other Channels

2

Table of Contents

1	Feat	ures 1
2	App	lications 1
3	Dese	cription 1
4	Sim	olified Schematic 1
5	Revi	sion History 2
6		Configuration and Functions
7	Spee	cifications 4
	7.1	Absolute Maximum Ratings 4
	7.2	ESD Ratings 4
	7.3	Recommended Operating Conditions 4
	7.4	Thermal Information 5
	7.5	Electrical Characteristics
	7.6	Timing Requirements, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 5$
	7.7	Timing Requirements, $V_{CC} = 5 V \pm 0.5 V$
	7.8	Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 6$
	7.9	Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V \dots 7$
	7.10	Noise Characteristics 7
	7.11	Operating Characteristics7
	7.12	Typical Characteristics 8

8	Para	meter Measurement Information	9
9	Deta	iled Description1	С
	9.1	Overview	С
	9.2	Functional Block Diagram 1	С
	9.3	Feature Description 1	С
	9.4	Device Functional Modes 1	С
10	Арр	lication and Implementation1	1
	10.1	Application Information1	1
	10.2	Typical Application1	1
11	Pow	ver Supply Recommendations 1	2
12	Lay	out1	З
		Layout Guidelines1	
	12.2	Layout Example 1	З
13	Dev	ice and Documentation Support1	З
	13.1		
	13.2	Trademarks 1	3
	13.3	Electrostatic Discharge Caution 1	3
	13.4	Glossary1	3
14	Mec	hanical, Packaging, and Orderable	
	Info	rmation 1	3

5 Revision History

Changes from Revision I (July 2003) to Revision J

Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table,	
Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation	
section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and	
Mechanical, Packaging, and Orderable Information section.	1
Deleted Ordering Information table.	1

Changed MAX operating temperature to 125°C in Recommended Operating Conditions table. 4

NSTRUMENTS

EXAS

www.ti.com

Page




6 Pin Configuration and Functions

SN54AHC574...J OR W PACKAGE SN74AHC574...DB, DGV, DW, N, NS, OR PW PACKAGE (TOP VIEW)

	(,	
OE [20 V _C	С
1D [19 1Q	
2D [3	18 2Q	
3D [4	17 3Q	
4D [16 🛛 4Q	
5D [6	15 🛛 5Q	
6D [7	14 🛛 6Q	
7D [8	13 7Q	
8D [9	12 8Q	
GND [10	11 CLI	<

SN54AHC574 . . . FK PACKAGE (TOP VIEW)



Pin Functions

PIN		ТҮРЕ	DESCRIPTION					
NO.	NAME	TIPE	DESCRIPTION					
1	ŌĒ	I	Output Enable Pin					
2	1D	I	1D Input					
3	2D	I	2D Input					
4	3D	I	3D Input					
5	4D	I	4D Input					
6	5D	I	5D Input					
7	6D	I	6D Input					
8	7D	I	7D Input					
9	8D	I	8D Input					
10	GND	—	Ground Pin					
11	CLK	I	Clock Pin					
12	8Q	0	8Q Output					
13	7Q	0	7Q Output					
14	6Q	0	6Q Output					
15	5Q	0	5Q Output					
16	4Q	0	4Q Output					
17	3Q	0	3Q Output					
18	2Q	0	2Q Output					
19	1Q	0	1Q Output					
20	V _{CC}		Power Pin					

SCLS244J-OCTOBER 1995-REVISED DECEMBER 2014

TEXAS INSTRUMENTS

www.ti.com

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	7	V
VI	Input voltage range ⁽²⁾	-0.5	7	V	
Vo	Output voltage range ⁽²⁾	Output voltage range ⁽²⁾			
I _{IK}	Input clamp current	V _I < 0		-20	mA
Ι _{ΟΚ}	Output clamp current	V_{O} < 0 or V_{O} > V_{CC}		±20	mA
I _O	Continuous output current	$V_{O} = 0$ to V_{CC}		±25	mA
	Continuous current through V _{CC} or GND			±75	mA
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	2000	
V _(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins $^{\rm (2)}$	1000	V
		Machine Model (MM)	200	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			SN54AH	C574	SN74AH			
		-	MIN	MAX	MIN MAX		UNIT	
V _{CC}	Supply voltage		2	5.5	2	5.5	V	
		$V_{CC} = 2 V$	1.5		1.5			
VIH	High-level input voltage	$V_{CC} = 3 V$	2.1		2.1		V	
		$V_{CC} = 5.5 V$	3.85		3.85			
V _{IL}		$V_{CC} = 2 V$		0.5		0.5		
	Low-level Input voltage	V _{CC} = 3 V		0.9		0.9	V	
		V _{CC} = 5.5 V		1.65		1.65		
VI	Input voltage		0	5.5	0	5.5	V	
Vo	Output voltage		0	V _{CC}	0	V _{CC}	V	
		$V_{CC} = 2 V$		-50		-50	μA	
I _{OH}	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4		-4		
		$V_{CC} = 5 V \pm 0.5 V$		-8		-8	mA	
		$V_{CC} = 2 V$		50		50	μA	
I _{OL}	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4		
		$V_{CC} = 5 V \pm 0.5 V$		8		8	mA	
A+/A	land the stitute size of fall set -	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100		
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 5 V \pm 0.5 V$		20		20	ns/V	
T _A	Operating free-air temperature		-55	125	-40	125	°C	

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

7.4 Thermal Information

		SN74AHC574						
	THERMAL METRIC ⁽¹⁾	DB	DGV	DW	Ν	NS	PW	UNIT
				20 PI	IS			
R _{0JA}	Junction-to-ambient thermal resistance	97.9	117.2	79.4	53.3	79.2	103.3	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	59.6	32.7	45.7	40.0	45.7	37.8	
$R_{\theta JB}$	Junction-to-board thermal resistance	53.1	58.7	46.9	34.2	46.8	54.3	°C/W
ΨJT	Junction-to-top characterization parameter	21.3	1.15	18.7	26.4	19.3	2.9	
Ψ_{JB}	Junction-to-board characterization parameter	52.7	58.0	46.5	34.1	46.4	53.8	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

			-	0500		SN54AH	C574		SN74A	HC574		
PARAMETER	TEST CONDITIONS	v_{cc}	1,	T _A = 25°C		–40°C to 85°C		–40°C to 85°C		–40°C to 125°C		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		2 V	1.9	2		1.9		1.9		1.9		
	I _{OH} = -50 μA	3 V	2.9	3		2.9		2.9		2.9		
V _{OH}		4.5 V	4.4	4.5		4.4		4.4		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		2.48		
	I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8		3.8		
		2 V			0.1		0.1		0.1		0.1	
	I _{OL} = 50 μA	3 V			0.1		0.1		0.1		0.1	
V _{OL}		4.5 V			0.1		0.1		0.1		0.1	V
	I _{OH} = 4 mA	3 V			0.36		0.5		0.44		0.44	
	I _{OH} = 8 mA	4.5 V			0.36		0.5		0.44		0.44	
l _i	$V_{I} = 5.5 V \text{ or GND}$	0 V to 5.5 V			±0.1		±1 ⁽¹⁾		±1		±1	μA
I _{OZ} ⁽²⁾		5.5 V			±0.25		±2.5		±2.5		±2.5	μA
I _{CC}	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			4		40		40		40	μA
Ci	$V_{I} = V_{CC}$ or GND	5 V		3	10				10		10	pF
Co	$V_0 = V_{CC}$ or GND	5 V		3								pF

On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0 V$. For input and output pins, I_{OZ} includes the input leakage current. (1)

(2)

7.6 Timing Requirements, V_{cc} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER		то	т обо		SN54AHC574		SN74AHC574			
		T _A = 25°C		–40°C to 85°C		–40°C to 85°C		–40°C to 125°C		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tw	Pulse duration, CLK high or low	5		5		5		5.5		ns
t _{su}	Setup time, data before CLK↑	3.5		3.5		3.5		4		ns
t _h	Hold time, data after CLK↑	1.5		1.5		1.5		2		ns

SCLS244J-OCTOBER 1995-REVISED DECEMBER 2014

TEXAS INSTRUMENTS

www.ti.com

7.7 Timing Requirements, $V_{cc} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

		то		SN54AH	IC574					
PARAMETER		T _A = 2	50	–40°C to 85°C		–40°C to 85°C		–40°C to 125°C		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tw	Pulse duration, CLK high or low	5		5		5		5.5		ns
t _{su}	Setup time, data before CLK↑	3		3		3		3.5		ns
t _h	Hold time, data after CLK↑	1.5		1.5		1.5		2		ns

7.8 Switching Characteristics, V_{CC} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

					т ого	~	SN54A	HC574		SN74A	HC574		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE		T _A = 25°0	•	–40°C to 85°C		–40°C to	85°C	–40°C to 125°C		UNIT
	(• .)	(,	•••••••	MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f			C _L = 15 pF	80 ⁽¹⁾	125 ⁽¹⁾		65 ⁽¹⁾		65		65		MHz
f _{MAX}			C _L = 50 pF	50	75		45		45		45		IVITZ
t _{PLH}	CLK	0	0 15 55		8.5 ⁽¹⁾	13.2 ⁽¹⁾	1 ⁽¹⁾	15.5 ⁽¹⁾	1	15.5	1	17	20
t _{PHL}	CLK	Q	C _L = 15 pF		8.5 ⁽¹⁾	13.2 ⁽¹⁾	1 ⁽¹⁾	15.5 ⁽¹⁾	1	15.5	1	17	ns
t _{PZH}	OE	0	C _L = 15 pF		8.2 ⁽¹⁾	12.8 ⁽¹⁾	1 ⁽¹⁾	15 ⁽¹⁾	1	15	1	16	
t _{PZL}	ÛE	Q	0L = 13 pl		8.2 ⁽¹⁾	12.8 ⁽¹⁾	1 ⁽¹⁾	15 ⁽¹⁾	1	15	1	16	ns
t _{PHZ}	OE	0	0 45 -5		8.5 ⁽¹⁾	13 ⁽¹⁾	1 ⁽¹⁾	15 ⁽¹⁾	1	15	1	16	
t _{PLZ}	UE	Q	C _L = 15 pF		8.5 ⁽¹⁾	13 ⁽¹⁾	1 ⁽¹⁾	15 ⁽¹⁾	1	15	1	16	ns
t _{PLH}	CLK	Q			11	16.7	1	19	1	19	1	20.5	
t _{PHL}	CLK	Q	C _L = 50 pF		11	16.7	1	19	1	19	1	20.5	ns
t _{PZH}	OE	Q	C _L = 50 pF		10.7	16.3	1	18.5	1	18.5	1	19.5	ns
t _{PZL}	UE	Q	C _L = 50 pr		10.7	16.3	1	18.5	1	18.5	1	19.5	115
t _{PHZ}	OE	Q	C = 50 pF		11	15	1	17	1	17	1	18	20
t _{PLZ}	0E	Q	C _L = 50 pF		11	15	1	17	1	17	1	18	ns
t _{sk(o)}			C _L = 50 pF			1.5 ⁽²⁾						1.5	ns

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

(2) On products compliant to MIL-PRF-38535, this parameter does not apply.

6



7.9 Switching Characteristics, $V_{cc} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

					т осес		SN54AI	HC574		SN74A	HC574		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE		T _A = 25°C	•	–40°C to	o 85°C	–40°C to	85°C	–40°C to	125°C	UNIT
	. ,	(001101)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
4			C _L = 15 pF	130 ⁽¹⁾	180 ⁽¹⁾		110 ⁽¹⁾		110		110		MHz
f _{MAX}			C _L = 50 pF	85	115		75		75		75		IVITIZ
t _{PLH}	011/	0	0 45 -5		5.6 ⁽¹⁾	8.6 ⁽¹⁾	1 ⁽¹⁾	10 ⁽¹⁾	1	10	1	11	
t _{PHL}	CLK	Q	C _L = 15 pF		5.6 ⁽¹⁾	8.6 ⁽¹⁾	1 ⁽¹⁾	10 ⁽¹⁾	1	10	1	11	ns
t _{PZH}	OE	0	0 45 -5		5.9 ⁽¹⁾	9 ⁽¹⁾	1 ⁽¹⁾	10.5 ⁽¹⁾	1	10.5	1	11.5	
t _{PZL}	UE	Q	C _L = 15 pF		5.9 ⁽¹⁾	9 ⁽¹⁾	1 ⁽¹⁾	10.5 ⁽¹⁾	1	10.5	1	11.5	ns
t _{PHZ}	OE	0	0 45 -5		5.5 ⁽¹⁾	9 ⁽¹⁾	1 ⁽¹⁾	10.5 ⁽¹⁾	1	10.5	1	11.5	
t _{PLZ}	ÛE	Q	C _L = 15 pF		5.5 ⁽¹⁾	9 ⁽¹⁾	1 ⁽¹⁾	10.5 ⁽¹⁾	1	10.5	1	11.5	ns
t _{PLH}	011/	0	0 50 - 5		7.1	10.6	1	12	1	12	1	13	
t _{PHL}	CLK	Q	C _L = 50 pF		7.1	10.6	1	12	1	12	1	13	ns
t _{PZH}	ŌĒ	0	0 50 - 5		7.4	11	1	12.5	1	12.5	1	13.5	
t _{PZL}	UE	Q	C _L = 50 pF		7.4	11	1	12.5	1	12.5	1	13.5	ns
t _{PHZ}	OE	0			7.1	10.1	1	11.5	1	11.5	1	12.5	
t _{PLZ}	UE	Q	C _L = 50 pF		7.1	10.1	1	11.5	1	11.5	1	12.5	ns
t _{sk(o)}			C _L = 50 pF			1 ⁽²⁾				1		1	ns

On products compliant to MIL-PRF-38535, this parameter is not production tested.
 On products compliant to MIL-PRF-38535, this parameter does not apply.

7.10 Noise Characteristics

 $V_{CC} = 5 \text{ V}, \text{ } \text{C}_{L} = 50 \text{ pF}, \text{ } \text{T}_{A} = 25^{\circ}\text{C}^{(1)}$

	PARAMETER	SN74AH	C574	
	PARAMEIER	MIN	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.8	V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}	4.2		V
V _{IH(D)}	High-level dynamic input voltage	3.5		V
V _{IL(D)}	Low-level dynamic input voltage		1.5	V

(1) Characteristics are for surface-mount packages only.

7.11 Operating Characteristics


 $V_{CC} = 5 V, T_A = 25^{\circ}C$

	PARAMETER	TEST C	ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	28	pF

TEXAS INSTRUMENTS

www.ti.com


7.12 Typical Characteristics



Copyright © 1995–2014, Texas Instruments Incorporated



8 Parameter Measurement Information



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

NSTRUMENTS

ÈXAS

9 Detailed Description

9.1 Overview


The SNx4AHC574 devices are octal edge-triggered D-type flip-flops that feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels of the data (D) inputs.

The states of the Q outputs are not predictable until the first valid clock.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pull-up components.

9.2 Functional Block Diagram



To Seven Other Channels

9.3 Feature Description

- 5.5-V tolerant input allows for 5 V to 3.3 V voltage translation
- Slow edges reduce output ringing

9.4 Device Functional Modes

	(Each Flip-Flop)											
	INPUTS	OUTPUT										
OE	CLK	Q										
L	↑	н	Н									
L	Ť	L	L									
L	H or L	Х	Q ₀									
Н	Х	Х	Z									

Table 1. Function Table



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

SN74AHC574 is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs can accept voltages to 5.5 V at any valid V_{CC} making it Ideal for down translation

10.2 Typical Application




Figure 4. Typical Application Schematic

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
 - For rise time and fall time specifications, see $\Delta t/\Delta V$ in the *Recommended Operating Conditions* table.
 - For specified High and low levels, see V_{IH} and V_{IL} in the *Recommended Operating Conditions* table.
- 2. Recommend Output Conditions
 - Load currents should not exceed 25 mA per output and 75 mA total for the part.
 - Outputs should not be pulled above V_{CC}.

SN54AHC574, SN74AHC574

SCLS244J-OCTOBER 1995-REVISED DECEMBER 2014


www.ti.com

NSTRUMENTS

Texas

Typical Application (continued)

10.2.3 Application Curves



11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ F is recommended. If there are multiple V_{CC} pins, 0.01 μ F or 0.022 μ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

Copyright © 1995–2014, Texas Instruments Incorporated



12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 6 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

12.2 Layout Example




Figure 6. Layout Diagram

13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

13.2 Trademarks

All trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 1995–2014, Texas Instruments Incorporated



6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-9685401Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9685401Q2A SNJ54AHC 574FK	Sample
5962-9685401QRA	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9685401QR A SNJ54AHC574J	Sample
5962-9685401QSA	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9685401QS A SNJ54AHC574W	Sample
SN74AHC574DBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA574	Samples
SN74AHC574DGVR	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA574	Samples
SN74AHC574DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC574	Samples
SN74AHC574DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC574	Samples
SN74AHC574DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC574	Sample
SN74AHC574DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC574	Sample
SN74AHC574N	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	NIPDAU	N / A for Pkg Type	-40 to 125	SN74AHC574N	Sample
SN74AHC574NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC574	Samples
SN74AHC574PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA574	Samples
SN74AHC574PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA574	Samples
SN74AHC574PWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA574	Sample
SNJ54AHC574FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9685401Q2A SNJ54AHC	Sample



6-Feb-2020

Orderable Device		Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Draining		۹.9	(2)	(6)	(3)		(4/5) 574FK	
SNJ54AHC574J	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9685401QR A SNJ54AHC574J	Samples
SNJ54AHC574W	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9685401QS A SNJ54AHC574W	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



6-Feb-2020

OTHER QUALIFIED VERSIONS OF SN54AHC574, SN74AHC574 :

Catalog: SN74AHC574

• Military: SN54AHC574

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC574DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AHC574DGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC574DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74AHC574NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74AHC574PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

2-Oct-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC574DBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74AHC574DGVR	TVSOP	DGV	20	2000	367.0	367.0	35.0
SN74AHC574DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74AHC574NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74AHC574PWR	TSSOP	PW	20	2000	367.0	367.0	38.0

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. β . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 D. Index point is provided on cap for terminal identification only.
 E. Falls within Mil-Std 1835 GDFP2-F20



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



DB0020A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



DB0020A

EXAMPLE BOARD LAYOUT

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DB0020A

EXAMPLE STENCIL DESIGN

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated