

## **General Description**

The MAX3634 burst-mode clock phase aligner (CPA) is designed specifically for 622Mbps or 1244Mbps GPON (ITU G.984) optical line terminal (OLT) receiver applications. The MAX3634 provides clock and clock-aligned resynchronized upstream data through differential LVPECL outputs. Using the OLT system clock as a reference, the MAX3634 aligns to the input data and acquires within the first 13 bits of the burst. The CPA operates with received data that is frequency locked to the OLT reference. The acquisition time, bit-error ratio, and jitter tolerance all support GPON PMD specifications. LVPECL high-speed clock and data outputs provide compatibility with FPGAs at 622Mbps and with the MAX3885 deserializer at 1244Mbps.

19-3818; Rev 0; 9/05

EVALUATION KIT

The MAX3634 is available in a low-profile, 7mm x 7mm, 48-lead TQFN package. The MAX3634 operates from a single +3.3V supply, over the -40°C to +85°C temperature range.

## **Applications**

622Mbps GPON OLT Receivers 1244Mbps GPON OLT Receivers

#### **Features**


- ♦ DC-Coupled Clock Phase Aligner for Burst-Mode **GPON Applications**
- **♦ 13-Bit Burst Acquisition Time**
- ♦ 0.85UI High-Frequency Jitter Tolerance
- **♦ Continuous Clock Output**
- ♦ Byte Rate (1/8th Data Rate) Reference Clock Input
- **♦ Lock Detect Output**
- **♦ LVPECL Serial Data Input and Output**
- ♦ LVPECL Reset Input

### **Ordering Information**

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX3634ETM	-40°C to +85°C	48 TQFN (7mm x 7mm)	T4877-6

Pin Configuration appears at end of data sheet.

## Typical Application Circuit



MIXIM

Maxim Integrated Products 1

### **ABSOLUTE MAXIMUM RATINGS**

Vcc, VccI, VccO, VccV	0.5V to +4.0V
SDI±, RST±, REFCLK±,	
RATESEL, FILT, TEST	0.5V to $(V_{CC} + 0.5V)$
LVPECL Output Current (SDO±, SO	CLK±, LOCK±)50mA

Continuous Power Dissipation ( $T_A = +85$ °C)	
48-Lead TQFN package	
(derate 27.8mW/°C above +85°C)	1800mW
Storage Temperature Range	55°C to +150°C
Operating Ambient Temperature Range	40°C to +85°C
Lead Temperature (soldering, 10s)	+400°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = +3.0 \text{V to } +3.6 \text{V}, T_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}. \text{ Typical values are at } V_{CC} = +3.3 \text{V}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.})$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Supply Current	Icc	Not including LVPECL output current		315	390	mA	
Data Rate		RATESEL = low		1244.16		Mhno	
		RATESEL = high		622.08		Mbps	
Deference Clock Input Frequency		RATESEL = low		155.52		MHz	
Reference Clock Input Frequency		RATESEL = high	77.76			IVIMZ	
SDI, RST, REFCLK Differential Input	VIN		200		1600	mV <sub>P-P</sub>	
SDI±, RST±, REFCLK± Input Current			-180		+180	μΑ	
DCT leasest DiscolFall Times	4 4.	Rate = 1244Mbps			200	ps	
RST Input Rise/Fall Times	t <sub>r</sub> , t <sub>f</sub>	Rate = 622Mbps			200		
SDI±, RST±, REFCLK± Common- Mode Input			V <sub>C</sub> C - 1.49		V <sub>C</sub> C - V <sub>IN</sub> /4	V	
SDO±, SCLK±, LOCK± Output Voltage Low	V <sub>OL</sub>	T <sub>A</sub> = 0°C to +85°C (Note 1)	V <sub>C</sub> C - 1.81		V <sub>C</sub> C - 1.62	V	
		$T_A = -40$ °C to 0°C (Note 1)	V <sub>CC</sub> - 1.83		V <sub>CC</sub> - 1.555		
SDO±, SCLK±, LOCK± Output Voltage High	Voн	$T_A = 0$ °C to +85°C (Note 1)	V <sub>CC</sub> - 1.025		V <sub>CC</sub> - 0.88	V	
		$T_A = -40$ °C to 0°C (Note 1)	V <sub>C</sub> C - 1.085		V <sub>C</sub> C - 0.88	V	
Jitter Tolerance		622Mbps (Notes 2, 5, 6)	0.73	0.83		Ulp-p	
		1244Mbps (Notes 2, 5, 6)	0.73	0.81			
Acquisition Time		(Notes 2, 3)			13	Bits	
Bit-Error Ratio		After acquisition (Notes 2, 4)			10 <sup>-10</sup>		
SDO±, LOCK± Transition Time	t <sub>r</sub> , t <sub>f</sub>	20% to 80% (Note 1)			265	ps	
SCLK± Transition Time	t <sub>r</sub> , t <sub>f</sub>	20% to 80% (Note 1)			200	ps	

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = +3.0 \text{V to } +3.6 \text{V}, T_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}. \text{ Typical values are at } V_{CC} = +3.3 \text{V}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.})$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Serial Data Output Clock-to-Q	tour	622Mbps (Notes 1, 2)	500			nc
Delay (Figure 1)	tCLK-Q	1244Mbps (Notes 1, 2)	250			ps
Serial Data Output Q-to-Clock Delay (Figure 1)	tQ-CLK	622Mbps (Notes 1, 2)	500			ps
		1244Mbps (Notes 1, 2)	250			
RATESEL Input High	VIH		2			V
RATESEL Input Low	V <sub>IL</sub>				0.8	V
RATESEL Input Current		V <sub>IN</sub> = 0V or V <sub>CC</sub>	-100	•	+100	μΑ

**Note 1:** PECL output must have external termination of  $50\Omega$  to  $V_{CC}$  - 2V (Thevenin equivalent).

Note 2: AC parameters are guaranteed by design and characterization.

Note 3: From start of PON burst, 101010101010 preamble sequence.

Note 4: BER, acquisition time requirements are met with 100mV<sub>P-P</sub> sinusoidal noise on V<sub>CC</sub>, 0 < f<sub>NOISE</sub> ≤ 10MHz.

Note 5: Measured with 20ps<sub>RMS</sub> input random jitter (1.244Mbps), 30ps<sub>RMS</sub> (622Mbps)

Note 6: Jitter tolerance refers to the variation in phase between REFCLK and SDI after acquisition.







Figure 1. Definition of Clock-to-Q and Q-to-Clock Delay

## Typical Operating Characteristics

( $V_{CC} = +3.3V$  and  $T_A = +25$ °C, unless otherwise noted)










## Typical Operating Characteristics (continued)

 $(V_{CC} = +3.3V \text{ and } T_A = +25^{\circ}C, \text{ unless otherwise noted})$ 







## **Pin Description**

PIN	NAME	FUNCTION
1, 2, 12, 25, 36, 37, 48	GND	Supply Ground
3, 6, 7, 10	V <sub>CC</sub> I	+3.3V Supply for Input Buffers
4	SDI+	Positive Serial Data Input, LVPECL
5	SDI-	Negative Serial Data Input, LVPECL
8	RST+	Positive Reset Input, LVPECL. Reset (= RST+ - RST-) is falling edge triggered.
9	RST-	Negative Reset Input, LVPECL
11, 38, 39, 44, 47	Vcc	+3.3V Supply for Digital Circuitry
13–20, 22, 23	TEST	Production Test Pins, Reserved. Leave open for normal operation.
21, 24, 26, 29, 32, 35	V <sub>CC</sub> O	+3.3V Supply for Output Buffers
27	LOCK-	Negative Lock Status Output, LVPECL
28	LOCK+	Positive Lock Status Output, LVPECL. Lock (= (LOCK+) - (LOCK-)) high indicates that the MAX3634 has acquired the correct phase.
30	SDO-	Negative Serial Data Output, LVPECL
31	SDO+	Positive Serial Data Output, LVPECL
33	SCLK-	Negative Serial Clock Output, LVPECL
34	SCLK+	Positive Serial Clock Output, LVPECL
40	RATESEL	Rate Select Input, TTL. High selects 622.08Mbps operation.
41, 43	VCCV	+3.3V Supply for VCO
42	FILT	PLL Filter Capacitor. Connect a 0.1µF X7R capacitor from pin 42 to V <sub>CC</sub> V.
45	REFCLK-	Negative Reference Clock Input, LVPECL (1/8th data rate)
46	REFCLK+	Positive Reference Clock Input, LVPECL
EP	Exposed Pad	The exposed pad must be connected to the ground plane for proper thermal performance.

## **General Description**

#### **Theory of Operation**

The MAX3634 CPA provides serial clock and data outputs for GPON upstream bursts.

The burst-mode CPA operates on the principle that the recovered clock from the ONT CDR is used at each ONT to clock upstream data bursts out of the ONT controller. The burst-mode CPA has logic that determines the correct phase relationship between the upstream data and the OLT reference clock at the beginning of each ONT's burst, and resamples the upstream data at each bit using that clock.

The burst-mode CPA contains a phase-locked loop (PLL) that synchronizes its oscillator to the reference clock input. This oscillator drives a phase splitter, which generates eight evenly spaced phases of the serial clock, which are used to sample the input data at 1/8th bit intervals in eight flip-flops. Combinatorial and sequential logic measures the preamble, and based on the phase of the preamble, determines which one of the eight clock phases is at the center of the input data bits. The data from the flip-flop associated with this phase is then steered through a multiplexer to the CPA output, which requires four or five additional clock periods until valid data is output. The CPA serial output

clock is continuous, without any phase jumps or discontinuities from burst to burst.

The burst-mode CPA requires a preamble sequence of 1010101010101 (13 bits) for correct phase alignment. Typically, output begins after the 12th bit, although for certain data/phase relationships, 13 bits are required. An LVPECL-compatible lock status output is provided, which indicates when the correct phase has been acquired and valid serial output data is available. This output remains low until reset by the burst reset input (RST). The output data is disabled (held low) during the period between reset and lock.

#### **Reference Clock Input**

The MAX3634 includes a PLL, which multiplies the reference clock by eight for use in the retiming circuitry. For correct operation, the REFCLK input must be connected to the OLT byte-rate reference clock, which must be equal to 1/8th the serial data rate, and must have a 40% to 60% duty cycle. This must be the same clock source used to time the downstream data, and the upstream data must be frequency locked to this source.

The RATESEL input is used to configure 622Mbps or 1244Mbps operation; when RATESEL is high, the MAX3634 operates at 622Mbps.




Figure 2. Functional Block Diagram

#### Input Stage

The LVPECL serial data input, SDI±, and burst-mode reset input, RST±, provide 200mVp-p sensitivity. The RST± input rise and fall times (20% to 80%) must not exceed 200ps. LVPECL inputs must be DC-coupled with external termination for correct operation with burst data (see *Maxim Application Note HFAN 1.0* for termination configuration).

#### **Lock Detect**

After the first 12 or 13 bits of the preamble, plus 4 or 5 bits of synchronizer delay, LOCK asserts to indicate the beginning of valid data output.

## Applications Information GPON Burst-Mode Timing

Internally, the MAX3634 requires five internal clock cycles (8x REFCLK) to initialize itself after receiving the

rest (BRST) signal. It then uses the next 8 bits of preamble (10101010) to measure the phase relationship between the reference clock and upstream data (after the internal logic has been reset), and 3 to 5 bits later begins outputting data. The time interval from BRST to the end of the preamble must be no less than 18 bits long. If the 8 bits of preamble that it uses to measure phase have been excessive pulse-width distortion, the phase measurement is in error.

The active edge of the reset input (BRST) must arrive at the MAX3634 after the TIA has finished its level recovery, but no sooner than 18 bits prior to the end of the (repeating 10 pattern) preamble, in order to provide adequate time for the MAX3634 to initialize, measure the phase, and load the output pipelines. This timing is shown in Figure 3.





Figure 3. Clock Phase Aligner Operation Timing Diagram

## **Pin Configuration**

### **Chip Information**


TRANSISTOR COUNT: 10,805


PROCESS: Silicon Germanium BiCMOS



## Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)





Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

MAX3634ETM+ MAX3634ETM+T