

FEATURES

- Member of the Texas Instruments Widebus™
 Family
- Operates From 1.65 V to 3.6 V
- Max t_{pd} of 3.6 ns at 3.3 V
- ±24-mA Output Drive at 3.3 V
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)


DESCRIPTION/ORDERING INFORMATION

This 18-bit universal bus driver is designed for 1.65-V to 3.6-V V_{CC} operation.

Data flow from A to Y is controlled by the output-enable (\overline{OE}) input. The device operates in the transparent mode when the latch-enable (\overline{LE}) input is low. The A data is latched if the clock (CLK) input is held at a high or low logic level. If \overline{LE} is high, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When \overline{OE} is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

DGG, DGV, OR DL PACKAGE (TOP VIEW)



NC - No internal connection

ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	SSOP - DL	Tube	SN74ALVC16834DL	ALVC16834	
	330P - DL	Tape and reel	SN74ALVC16834DLR	ALVC10034	
-40°C to 85°C	TSSOP - DGG	Tape and reel	SN74ALVC16834DGGR	ALVC16834	
-40 C to 65 C	TVSOP - DGV	Tape and reel	SN74ALVC16834DGVR	VC834	
	VFBGA - GQL	Tana and root	SN74ALVC16834GQLR	V/C024	
	VFBGA - ZQL (Pb-free)	Tape and reel	SN74ALVC16834ZQLR	VC834	

⁽¹⁾ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.



GQL OR ZQL PACKAGE (TOP VIEW)

1 2 3 4 5 6 000000 000000 В 000000 С 000000 D \bigcirc \bigcirc Ε OO \bigcirc F 000000 G 000000 Н 000000 J 000000

TERMINAL ASSIGNMENTS(1)

	1	2	3	4	5	6
Α	Y1	NC	NC	GND	NC	A1
В	Y3	Y2	GND	GND	A2	А3
С	Y5	Y4	V _{CC}	V _{CC}	A4	A5
D	Y7	Y6	GND	GND	A6	A7
Е	Y9	Y8			A8	A9
F	Y10	Y11			A11	A10
G	Y12	Y13	GND	GND	A13	A12
Н	Y14	Y15	V _{CC}	V _{CC}	A15	A14
J	Y16	Y17	GND	GND	A17	A16
κ	Y18	ŌĒ	LE	GND	CLK	A18


(1) NC - No internal connection

FUNCTION TABLE

	INF	PUTS		OUTPUT
ŌĒ	LE	CLK	Α	Y
Н	Χ	X	Χ	Z
L	L	X	L	L
L	L	X	Н	Н
L	Н	\uparrow	L	L
L	Н	\uparrow	Н	Н
L	Н	Н	Х	Y ₀ ⁽¹⁾
L	Н	L	Χ	Y ₀ ⁽²⁾

- (1) Output level before the indicated steady-state input conditions were established, provided that CLK is high before LE goes high
- (2) Output level before the indicated steady-state input conditions were established

LOGIC DIAGRAM (POSITIVE LOGIC)



Pin numbers shown are for the DGG, DGV, and DL packages.





ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V _{CC}	Supply voltage range		-0.5	4.6	V	
V _I	Input voltage range ⁽²⁾		-0.5	4.6	V	
Vo	Output voltage range ⁽²⁾⁽³⁾	Output voltage range (2)(3)				
I _{IK}	Input clamp current	V _I < 0		-50	mA	
I _{OK}	Output clamp current	V _O < 0		-50	mA	
lo	Continuous output current		±50	mA		
	Continuous current through each V _{CC} or C	GND		±100	mA	
		DGG package		64		
0	Dealer as the second instruction of (4)	DGV package		48	0000	
θ_{JA}	Package thermal impedance ⁽⁴⁾	DL package		56	°C/W	
		GQL/ZQL package		42		
T _{stg}	Storage temperature range		-65	150	°C	

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

			MIN	MAX	UNIT	
V _{CC}	Supply voltage		1.65	3.6	V	
		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$			
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
V_{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
VI	Input voltage		0	3.6	V	
Vo	Output voltage		0	V _{CC}	V	
		V _{CC} = 1.65 V		-4		
	High lavel autout august	V _{CC} = 2.3 V		-12	mA	
I _{OH}	High-level output current	$V_{CC} = 2.7 \text{ V}$		-12		
		V _{CC} = 3 V		-24		
		V _{CC} = 1.65 V		4		
	Low lovel output ourrent	V _{CC} = 2.3 V		12	A	
I _{OL}	Low-level output current	V _{CC} = 2.7 V	12 24		mA	
		V _{CC} = 3 V				
Δt/Δν	Input transition rise or fall rate			10	ns/V	
T _A	Operating free-air temperature		-40	85	°C	

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ This value is limited to 4.6 V maximum.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

SCES140I-JULY 1998-REVISED OCTOBER 2004



ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

P	ARAMETER	TEST CONDITIONS	V _{cc}	MIN TYF	⁽¹⁾ MAX	UNIT		
		$I_{OH} = -100 \mu A$	1.65 V to 3.6 V	V _{CC} - 0.2				
		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2				
		$I_{OH} = -6 \text{ mA}$	2.3 V	2				
V_{OH}			2.3 V	1.7		V		
		I _{OH} = -12 mA	2.7 V	2.2				
			3 V	2.4				
		I _{OH} = -24 mA	3 V	2				
		I _{OL} = 100 μA	1.65 V to 3.6 V		0.2			
		I _{OL} = 4 mA	1.65 V		0.45			
.,		I _{OL} = 6 mA	2.3 V		0.4	V		
V _{OL}		1 40 50	2.3 V		0.7			
		I _{OL} = 12 mA	2.7 V		0.4			
		I _{OL} = 24 mA	3 V		0.55			
I		$V_{I} = V_{CC}$ or GND	3.6 V		±5	μΑ		
l _{OZ}		$V_O = V_{CC}$ or GND	3.6 V		±10	μΑ		
I _{CC}		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V		40	μΑ		
ΔI_{CC}		One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V		750	μΑ		
_	Control inputs	V V T OND	0.01/	4				
Ci	Data inputs	$V_1 = V_{CC}$ or GND	3.3 V		pF			
Co	Outputs	$V_O = V_{CC}$ or GND	3.3 V		7	pF		


⁽¹⁾ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				V _{CC} = 1.8 V MIN MAX		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT	
						MIN	MAX	MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency	У			(1)		150		150		150	MHz	
t _w Pulse duration	LE low		(1)		3.3		3.3		3.3				
t _w	Pulse duration	CLK high or low		(1)		3.3		3.3		3.3		ns	
		Data before CLK↑		(1)		2.1		2.1		1.7			
t _{su}	Setup time	Data hafara ITA	CLK high	(1)		2.2		2.3		1.9		ns	
		Data before $\overline{\text{LE}}\uparrow$	CLK low	(1)		1.5		1.9		1.5			
		Data after CLK↑		(1)		0.6		0.6		0.7			
t _h	Hold time	Data after LE ↑	CLK high or low	(1)		0.8		0.8		0.9		ns	

⁽¹⁾ This information was not available at the time of publication.





SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	PARAMETER FROM		V _{CC} =	V _{CC} = 1.8 V		V_{CC} = 2.5 V \pm 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V	
	(INPUT)	(OUTPUT)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			(1)		150		150		150		MHz
	Α			(1)	1	4.4		4.2	1	3.6	
t _{pd}	ĪĒ	Υ		(1)	1.3	6		5.9	1.5	4.9	ns
	CLK			(1)	1.2	6		5.3	1.5	4.6	
t _{en}	ŌĒ	Υ		(1)	1.4	5.6		5.6	1.5	5	ns
t _{dis}	ŌĒ	Y		(1)	1	4		4.7	1.8	4.5	ns

⁽¹⁾ This information was not available at the time of publication.

SWITCHING CHARACTERISTICS

from 0° C to 65° C, $C_{L} = 50 \text{ pF}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1 ± 0.1	UNIT		
	(INFOT)	(001701)	MIN	MAX		
t _p	d	CLK	Y	1.7	4.3	ns

OPERATING CHARACTERISTICS


 $T_A = 25^{\circ}C$

PARAMETER		TEST (CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT	
_	Dower dissination conscitance	Outputs enabled	0 0	f = 10 MHz	(1)	38	41	~F
C_{pd}	Power dissipation capacitance	Outputs disabled	$C_L = 0$,	I = IU IVIDZ	(1)	13	15	рF

 $[\]begin{tabular}{ll} \begin{tabular}{ll} \be$




PARAMETER MEASUREMENT INFORMATION



TEST	S1		
t _{pd} t _{PLZ} /t _{PZL}	Open V _{LOAD}		
t _{PHZ} /t _{PZH}	GND		

LOAD CIRCUIT

V	INPUT		V	v	•	ь	V
V _{CC}	VI	t _r /t _f	V _M	V _{LOAD}	CL	R _L	$oldsymbol{V}_\Delta$
1.8 V	V _{CC}	≤ 2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	V _{CC}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_{O} = 50 \Omega$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



PACKAGE OPTION ADDENDUM

27-Dec-2019

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ALVC16834ZQLR	NRND	BGA MICROSTAR JUNIOR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	VC834	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 12-Feb-2019

TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
Γ	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVC16834ZQLR	BGA MI CROSTA R JUNI OR	ZQL	56	1000	330.0	16.4	4.8	7.3	1.5	8.0	16.0	Q1

www.ti.com 12-Feb-2019




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVC16834ZQLR	BGA MICROSTAR JUNIOR	ZQL	56	1000	350.0	350.0	43.0



PLASTIC BALL GRID ARRAY




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. No metal in this area, indicates orientation.



PLASTIC BALL GRID ARRAY




NOTES: (continued)

4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).



PLASTIC BALL GRID ARRAY



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated