SN54155, SN54156, SN54LS155A, SN54LS156, SN74155, SN74156, SN74LS155A, SN74LS156 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS SDLS057 – MARCH 1974 – REVISED MARCH 1988


- Applications: Dual 2-to 4-Line Decoder Dual 1-to 4-Line Demultiplexer 3-to 8-Line Decoder 1-to 8-Line Demultiplexer
- Individual Strobes Simplify Cascading for Decoding or Demultiplexing Larger Words
- Input Clamping Diodes Simplify System Design
- Choice of Outputs: Totem Pole ('155, 'LS155A) Open-Collector ('156, 'LS156)

	TYPICAL AVERAGE	TYPICAL
TYPES	PROPAGATION DELAY	POWER
	3 GATE LEVELS	DISSIPATION
'1 55, '156	21 ns	125 mW
'LS155A	18 ns	31 mW
'LS156	32 ns	31 mW

description

These monolithic transistor-transistor-logic (TTL) circuits feature dual 1-line-to-4-line demultiplexers with individual strobes and common binary-address inputs in a single 16-pin package. When both sections are enabled by the strobes, the common binary-address inputs sequentially select and route associated input data to the appropriate output of each section. The individual strobes permit activating or inhibiting each of the 4-bit sections as desired. Data applied to input 1C is inverted at its outputs and data applied at 2C is not inverted through its outputs. The inverter following the 1C data input permits use as a 3-to-8-line decoder or 1-to-8-line demultiplexer without external gating. Input clamping diodes are provided on all of these circuits to minimize transmission-line effects and simplify system design.

logic symbols (2-line to 4-line decoder)[†]




SN54155, SN54156, SN54LS155A, SN54LS156 . . . J OR W PACKAGE SN74155, SN74156 . . . N PACKAGE SN74LS155A, SN74LS156 . . . D OR N PACKAGE


(TOP VIEW)

1C 1G B 1Y3 1Y2 1Y1 1Y0	1 2 3 4 5 6	U16 15 14 13 12 11		VCC 2C 2G A 2Y3 2Y2 2Y1
1Y0		10	6	2Y1
GND		9	6	2Y0

SN54LS155A, SN54LS156 . . . FK PACKAGE



NC - No internal connection



[†]These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. For alternative symbols for other applications, see the following page.

Pin numbers shown are for D, J, N, and W packages.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1988, Texas Instruments Incorporated


SN54155, SN54156, SN54LS155A, SN54LS156, SN74155, SN74156, SN74LS155A, SN74LS156 **DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS** SDLS057 - MARCH 1974 - REVISED MARCH 1988

additional logic symbols (alternatives)[†]




[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

schematics of inputs and outputs






SN54155, SN54156, SN54LS155A, SN54LS156, SN74155, SN74156, SN74LS155A, SN74LS156 **DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS** SDLS057 - MARCH 1974 - REVISED MARCH 1988



logic diagram (positive logic)



FUNCTION TABLES 2-LINE-TO-4-LINE DECODER **OR 1-LINE-TO-4-LINE DEMULTIPLEXER**

		INPUTS		OUTPUTS								
SEL B	ECT A	STROBE 1G	DATA 1C	1Y0	111	1¥2	1Y3					
X	х	н	X	н	н	н	н					
L	L	L	н	Ł	н	н	н					
L	н	L	(н	н	L	н	н					
н	L	L	н	н	н	L	н					
н	н	L	н	н	н	н	L					
х	x	x	Lι	н	н	н	н					

		INPUTS		OUTPUTS								
SEL B	ECT A	STROBE	DATA 2C	2Y0	2Y1	2Y2	2Y3					
х	х	н	×	н	н	н	Н					
L	L	L	L	L	н	н	н					
L	н	L	L	н	L	н	н					
н	ε	L	L	н	н	L	н					
н	н	L	L	н	н	н	L					
х	x	x	н	н	н	н	н					

FUNCTION TABLE 3-LINE-TO-8-LINE DECODER OR 1-LINE-TO-8-LINE DEMULTIPLEXER

		INP	UTS				OUTP	UTS			
SE	LEC	т	STROBE OR DATA	(0)	(1)	(2)	(3)	(4)	(5)	(6)	(7)
C‡	8	A	<u>G</u> ‡	2Y0	2Y1	272	2Y3	1Y0	1Y1	172	1¥3
х	х	х	н	н	н	н	н	н	н	н	н
L	L	L	L	L	н	н	н	н	н	н	н
L	£	н	L	н	Ł	н	н	н	н	н	н
L	н	L	L	н	н	L	н	н	н	н	н
L	н	н	L	н	н	н	Ł	н	н	н	н
н	L	L	L	н	н	н	н	Ł	н	н	Н
н	ι	н	ι	н	н	н	н	н	L	н	н
н	н	L	L	н	н	н	н	н	н	Ł	н
н	н	н	L	н	н	н	н	н	н	н	L

[†]C = inputs 1C and $2\overline{C}$ connected together

 $\ddagger \overline{G} = inputs \ 1\overline{G} \ and \ 2\overline{G} \ connected \ together$

H = high level, L = low level, X = irrelevant



SN54155, SN54156, SN54LS155A, SN54LS156, SN74155, SN74156, SN74LS155A, SN74LS156 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

SDLS057 – MARCH 1974 – REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)																															7 V
Input voltage: '155, '156																														•	5.5 V
'LS155A, 'LS156																															
Off-state output voltage: '156																		•									•				5.5 V
'LS156																															
Operating free-air temperature ran	ge:	SN	154	ľ, s	SN	54	LS	' C	irc	uit	s								•	•			•	•	•		-!	55	°C	to	125°C
		SN	174	¥', \$	SN	74	LS	' C	irc	uit	S	•	•	•	•			•	•	•		•	•	•	•	•	•	(0°0	Ct	o 70°C
Storage temperature range		•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	• •	•	•	•	•	•			65	°C	to	150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN5415	5		MIN NOM MAX 1.75 5 5.25			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V	
High-level output current, IOH			-800			-800	μA	
Low-level output current, IOL			16			16	mA	
Operating free-air temperature, T _A	-55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS [†]	1	SN54155 SN74155				
			MIN	TYP‡	MAX]		
VIH	High-level input voltage		2			V		
VIL	Low-level input voltage				0.8	V		
VIK	Input clamp voltage	$V_{CC} = MIN, I_I = -8 mA$			-1.5	V		
Vон	High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = -800 µ	2.4	3.4		v		
VOL	Low-level output voltage	V _{IL} = 0.8 V, I _D H = 2 V, V _{IL} = 0.8 V, I _D L = 16 mA	<u>- </u>	0.2	0.4	v		
η · · ·	Input current at maximum input voltage	V _{CC} = MAX, V ₁ = 5.5 V			1	mA		
Чн	High-level input current	V _{CC} = MAX, V _I = 2.4 V			40	μA		
1 _L	Low-level input current	V _{CC} = MAX, V _I = 0.4 V			-1.6	mA		
laa	Short-circuit output current§	SN54155	-20		-55			
los		V _{CC} = MAX SN74155	-18		-57	mA		
	Supply autont	V _{CC} = MAX, SN54155		25	35			
1CC	Supply current	See Note 2 SN74155		25	40	mA		

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

\$ Not more than one output should be shorted at a time.

NOTE 2: I_{CC} is measured with outputs open, A, B, and 1C inputs at 4.5 V, and 2C, 1G, and 2G inputs grounded.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25 °C$

PARAMETER	FROM	то	LEVELS	TEST CONDITIONS		N5415		UNIT
	(INPUT)	(OUTPUT)	OF LOGIC		MIN	TYP	MAX	
^t PLH	A, B, 2C, 1G, or 2G	Y	2			13	20	ns
tPHL,	A, B, 2C, 1G, or 2G	Y	2	C _L = 15 pF,		18	27	ns
tPLH	A or B	У	3	$R_L = 400 \Omega$, See Note 3		21	32	ns
^t PHL	A or B	Y	3	See Note 3		21	32	ns
tPLH	10	Y	3			16	24	ns
tPHL	1C	Y	3			20	30	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



SN54155A, SN74155A **DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS**

SDLS057 - MARCH 1974 - REVISED MARCH 1988

recommended operating conditions

		SN5415	6	5			
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}	4.5	5	5.5	4.75 [•]	5	5.25	V
High-level output voltage, VOH			5.5			5.5	V
Low-level output current, IOL			16			16	mA
Operating free-air temperature, TA	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS [†]		SN54156 SN74156					
			MIN	TYP‡	МАХ				
VIH	High-level input voltage		2			V			
VIL	Low-level input voltage				0.8	V			
VIK	Input clamp voltage	V _{CC} = MIN, I ₁ =8 mA			-1.5	V			
юн	High-level output current	$V_{CC} = MIN, V_{IH} = 2 V,$			250	μΑ			
чОн	rightever output current	V _{IL} = 0.8 V, V _{OH} = 5.5 V			200				
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V,		0.2	0.4	v			
VOL	Low-level output voltage	VIL = 0.8 V, IOL = 16 mA		0.2	0.1	·			
Ц	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V			1	mA			
ПН	High-level input current	V _{CC} = MAX, V _I = 2.4 V			40	μA			
11L	Low-level input current	V _{CC} = MAX, V ₁ = 0.4 V			1.6	mA			
		V _{CC} = MAX, SN54156		25	35				
1CC	Supply current	See Note 2 SN74156		25	40	- mA			

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. [‡]All typical values are at V_{CC} = 5 V, T_A = 25°C. NOTE 2: I_{CC} is measured with outputs open, A, B, and 1C inputs at 4.5 V, and 2C, 1G, and 2G inputs grounded.

SN54156 то **LEVELS** FROM PARAMETER§ **TEST CONDITIONS** SN74156 **OF LOGIC** (INPUT) (OUTPUT) MAX MIN TYP A, B, 2C, 23 Y 2 15 ^tPLH 1G, or 2G A, B, 2C, 20 30 Y 2 $C_L = 15 \text{ pF},$ ^tPHL $1\overline{G}$, or $2\overline{G}$ $R_L = 400 \Omega$, 23 34 A or B 3 ^tPLH Y See Note 3 23 34 3 A or B Y ^tPHL 27 18 1C Y 3 **tPLH** 33 22 1C Y 3 ^tPHL

switching characteristics, VCC = 5 V, TA = 25 °C

§tPLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



UNIT

ns

ns

ns

ns

ns

ns

SN54LS155A, SN74LS155A DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

SDLS057 - MARCH 1974 - REVISED MARCH 1988

recommended operating conditions

	SN	54LS1	55A	SN	74LS15	55A	
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			400			-400	μA
Low-level output current, IOL			4			8	mA
Operating free-air temperature, TA	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			+	SN	154LS1	55A	SN			
PARAMETER	TES	ST CONDITIONS	51	MIN	N TYP [‡] MA>		MIN	TYP‡	MAX	
VIH High-level input voltage				2			2			V
VII Low-level input voltage						0.7			0.8	V
VIK Input clamp voltage	V _{CC} = MIN,	I _I = -18 mA				-1.5			-1.5	V
VOH High-level output voltage	V _{CC} = MIN, V _{IL} = V _{IL} max	V _{IH} = 2 V, , I _{OH} = -400 μ/	4	2.5	3.4		2.7	3.4		v
		V _{IH} = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	l v
VOL Low-level output voltage	VIL = VIL max	c	I _{OL} = 8 mA					0.35	0.5	
Input current at Input current at maximum input voltage	V _{CC} = MAX,	V ₁ = 7 V				0.1			0.1	mA
IIH High-level input current	V _{CC} = MAX,	VI = 2.7 V				20			20	μΑ
IL Low-level input current	V _{CC} = MAX,	V ₁ = 0.4 V				-0.4			-0.4	mA
IOS Short-circuit output current§	V _{CC} = MAX			- 20		- 100	- 20		- 100) mA
ICC Supply current	V _{CC} = MAX,	See Note 2			6.1	10		6.1	10) mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

\$Not more than one output should be shorted at a time.

NOTE 2: I_{CC} is measured with outputs open, A, B, and 1C inputs at 4.5 V, and 2C, 1G, and 2G inputs grounded.

PARAMETER¶	FROM	то	LEVELS OF LOGIC	TEST CONDITIONS		SN54LS155A SN74LS155A		
(INF	(INPUT)	(OUTPUT)			MIN	ТҮР	МАХ	
^t ₽LH	A, B, 2Ē, 1Ē, or 2Ē	Y	2			10	15	ns
^t PHL	A, B, 2Ē, 1Ē, or 2Ē	Y	2	C _L = 15 pF, R _L = 2 kΩ,		19	30	ns
tPLH	A or B	Y	3	See Note 3		17	26	ns
tPHL	A or B	Y	3	oce note o		19	30	ns
tPLH	1C	Y	3			18	27	<u> </u>
^t PHL	1C	Y	3			18	27	ns

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

 f_{tPLH} = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



SN54LS156A, SN74LS156A DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

recommended operating conditions

	SI	154LS1	56	SN74LS156			
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, VOH			5.5			5.5	V
Low-level output current, IOL			4			8	mA
Operating free-air temperature, TA	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		_		+	SI	V54LS1	56	SI	56		
	PARAMETER	TEST	CONDITIONS	5'	MIN	TYP‡	MAX	MIN	түр‡	MAX	
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.7			0.8	V
VIK	Input clamp voltage	V _{CC} = MIN,	I _I = -18 mA				-1.5			-1.5	V
юн	High-level output current	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V, V _{OH} = 5.5 V				100			100	μA
VOL	Low-level output voltage	V _{CC} = MIN, V _{IL} = V _{IL} max	V _{IH} = 2 V,	1 _{OL} = 4 mA 1 _{OL} = 8 mA		0.25	0.4		0.25 0.35	0.4	4 V
II.	Input current at maximum input voltage	V _{CC} = MAX,	V ₁ = 7 V				0.1			0.1	mA
ЧН	High-level input current	V _{CC} = MAX,	V ₁ = 2.7 V				20			20	μA
<u>цг</u>	Low-level input current	V _{CC} = MAX,	V ₁ = 0.4 V				-0.4			-0.4	mA
Icc	Supply current	V _{CC} = MAX,	See Note 2			6.1	10		6.1	10	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. [†] the value location of $M_{1} = 5 M_{1} = 25^{\circ} C$

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C. NOTE 2: I_{CC} is measured with outputs open, A, B, and 1C inputs at 4.5 V, and 2C, 1G, and 2G inputs grounded.

PARAMETER§	FROM	то		TEST CONDITIONS	1	54LS1 74LS1		
	(INPUT) (OUTPUT) OF LOGIC	MIN	түр	MAX				
^t PLH	A, B, 2Ē 1Ē, or 2Ē	Y	2			25	40	ns
^t PHL	A, B, 2Ē, 1 <u>Ē</u> , or 2Ē	Y	2	C _L = 15 pF, R _L = 2 kΩ,		34	51	ns
tPLH	A or B	Y	3	See Note 3		31	46	ns
tPHL	A or B	Y	3	See Note S		34	51	ns
tPLH	1C	Y	3			32	48	ns
tPHL	1C	Y	3			32	48	ns

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

 ${}^{\$}$ tPLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.





24-Aug-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
5962-9750801QEA	(1) ACTIVE	CDIP	J	16	1	(2) TBD	(6) A42	(3) N / A for Pkg Type	-55 to 125	(4/5) 5962-9750801QE	
5902-975000 TQLA	ACTIVE	CDIF	J	10	1	TBD	A42	N/AIOFRG Type	-55 10 125	A	Samples
										SNJ54LS155AJ	
5962-9750801QFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9750801QF	Samples
										A SNJ54LS155AW	
5962-9750801QFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9750801QF	Slee
								5 71		A	Samples
										SNJ54LS155AW	
SN54LS155AJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS155AJ	Samples
SN54LS155AJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS155AJ	Samples
SN54LS156J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS156J	Samples
SN54LS156J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS156J	Samples
SN74LS155AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS155A	Samples
SN74LS155AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS155A	Samples
SN74LS155ADG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS155A	Samples
SN74LS155ADG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS155A	Samples
SN74LS155ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS155A	Samples
SN74LS155ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS155A	Samples
SN74LS155ADRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS155A	Samples
SN74LS155ADRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS155A	Samples
SN74LS155AN	ACTIVE	PDIP	Ν	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS155AN	Samples



PACKAGE OPTION ADDENDUM

24-Aug-2018

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samp
SN74LS155AN	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS155AN	Samp
SN74LS155ANE4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS155AN	Samp
SN74LS155ANE4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS155AN	Samj
SN74LS155ANSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS155A	Sam
SN74LS155ANSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS155A	Sam
SN74LS156D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS156	Sam
SN74LS156D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS156	Sam
SN74LS156DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS156	Sam
SN74LS156DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS156	Sam
SN74LS156DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS156	Sam
SN74LS156DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS156	Sam
SN74LS156N	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS156N	Sam
SN74LS156N	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS156N	Sam
SN74LS156NE4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS156N	Sam
SN74LS156NE4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS156N	Sam
SN74LS156NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS156	Sam
SN74LS156NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS156	Sam
SNJ54LS155AJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9750801QE A	Sam



24-Aug-2018

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
										SNJ54LS155AJ	
SNJ54LS155AJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9750801QE	Samples
										A	Samples
										SNJ54LS155AJ	
SNJ54LS155AW	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9750801QF	Samalar
								•		A	Samples
										SNJ54LS155AW	
SNJ54LS155AW	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9750801QF	Same las
								•		A	Samples
										SNJ54LS155AW	
SNJ54LS156J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54LS156J	S1
											Samples
SNJ54LS156J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54LS156J	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

24-Aug-2018

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LS155A, SN54LS156, SN74LS155A, SN74LS156 :

- Catalog: SN74LS155A, SN74LS156
- Military: SN54LS155A, SN54LS156

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*Al	l dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	SN74LS155ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
	SN74LS156DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
	SN74LS156NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

8-Apr-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS155ADR	SOIC	D	16	2500	333.2	345.9	28.6
SN74LS156DR	SOIC	D	16	2500	333.2	345.9	28.6
SN74LS156NSR	SO	NS	16	2000	367.0	367.0	38.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within MIL STD 1835 GDFP2-F16



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated