

# SN65HVD10-EP, SN65HVD11-EP SN65HVD12-EP

SGLS278E-DECEMBER 2004-REVISED SEPTEMBER 2007

# 3.3 V RS-485 TRANSCEIVERS

#### **FEATURES**

- Controlled Baseline
  - One Assembly/Test Site
  - One Fabrication Site
- Extended Temperature Performance of Up to -40°C to 125°C and -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- Operates With a 3.3 V Supply
- Bus-Pin ESD Protection Exceeds 16 kV HBM
- 1/8 Unit-Load Option Available (Up to 256 Nodes on the Bus)
- Optional Driver Output Transition Times for Signaling Rates of 1 Mbps, 10 Mbps, and 25 Mbps (2)
- Meets or Exceeds the Requirements of ANSI TIA/EIA-485-A
- Bus-Pin Short Circuit Protection From –7 V to 12 V
- Low-Current Standby Mode . . . 1 μA (Typ)
- Open-Circuit, Idle-Bus, and Shorted-Bus Failsafe Receiver
- Thermal Shutdown Protection
- Glitch-Free Power-Up and Power-Down Protection for Hot-Plugging Applications
- SN75176 Footprint
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.
- (2) The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

#### **APPLICATIONS**

- Digital Motor Control
- Utility Meters
- Chassis-to-Chassis Interconnects
- Electronic Security Stations
- Industrial Process Control
- Building Automation
- Point-of-Sale (POS) Terminals and Networks

#### **DESCRIPTION/ORDERING INFORMATION**

The SN65HVD10, SN65HVD11, and SN65HVD12 combine a 3-state differential line driver and differential input line receiver that operate with a single 3.3 V power supply. They are designed for balanced transmission lines and meet or exceed ANSI standard TIA/EIA-485-A and ISO 8482:1993. These differential bus transceivers are monolithic integrated circuits designed for bidirectional data communication on multipoint bus-transmission lines. The drivers and receivers have active-high and active-low enables respectively, that can be externally connected together to function as direction control. Low device standby supply current can be achieved by disabling the driver and the receiver.

The driver differential outputs and receiver differential inputs connect internally to form a differential input/output (I/O) bus port that is designed to offer minimum loading to the bus whenever the driver is disabled or  $V_{CC} = 0$ . These parts feature wide positive and negative common-mode voltage ranges, making them suitable for party-line applications.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



#### ORDERING INFORMATION<sup>(1)</sup>

SIGNALING RATE	UNIT LOADS	T <sub>A</sub>	PACKAGE SOIC <sup>(2)(3)</sup>	SOIC MARKING
25 Mbps	1/2	-40°C to 125°C	SN65HVD10QDREP	V10QEP
10 Mbps	1/8	-40°C to 125°C	SN65HVD11QDREP <sup>(4)</sup>	V11QEP
1 Mbps	1/8	-40°C to 85°C	SN65HVD12IDREP	V12IEP
25 Mbps	1/2	–55°C to 125°C	SN65HVD10MDREP	V10MEP

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (3) The D package is taped and reeled as indicated by the R suffix to the part number (i.e., SN65HVD10QDREP).
- (4) Product Preview

# **ABSOLUTE MAXIMUM RATINGS**(1)(2)

over operating free-air temperature range (unless otherwise noted)

			SN65HVD10-EP SN65HVD11-EP SN65HVD12-EP
Supply voltage range, V <sub>CC</sub>			−0.3 V to 6 V
Voltage range at A or B			−9 V to 14 V
Input voltage range at D, DE	F, R, or RE		-0.5 V to V <sub>CC</sub> + 0.5 V
Voltage input range, transient pulse, A and B, through 100 $\Omega$ (see Figure 11)			–50 V to 50 V
	Human body model <sup>(3)</sup>	A, B, and GND	16 kV
Electrostatic discharge	numan body model	All pins	4 kV
	Charged-device model (4)	All pins Charge	1 kV
Continuous total power dissipation			See Package Dissipation Rating Table
Storage temperature range, T <sub>stg</sub>			–65°C to 150°C
Lead temperature 1,6 mm (1/16 in) from case for 10 s			260°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
- 3) Tested in accordance with JEDEC Standard 22, Test Method A114-A.
- (4) Tested in accordance with JEDEC Standard 22, Test Method C101.



#### **PACKAGE DISSIPATION RATINGS**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR <sup>(1)</sup> ABOVE $T_A = 25^{\circ}C$	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D <sup>(2)</sup>	597 mW	4.97 mW/°C	373 mW	298 mW	100 mW
D <sup>(3)</sup>	990 mW	8.26 mW/°C	620 mW	496 mW	165 mW

- (1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.
- (2) Tested in accordance with the Low-K thermal metric definitions of EIA/JESD51-3.
- (3) Tested in accordance with the High-K thermal metric definitions of EIA/JESD51-7.




Figure 1. Estimated Device Life Based Kirkendall Voiding Failure Mode



#### **RECOMMENDED OPERATING CONDITIONS**

		MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC</sub>		3		3.6	V	
Voltage at any bus terminal (separately or common mode) V <sub>I</sub> or V <sub>IC</sub>		-7 <sup>(1)</sup>		12	V	
High-level input voltage, V <sub>IH</sub>	D, DE, RE	2		V <sub>CC</sub>	V	
Low-level input voltage, V <sub>IL</sub>	D, DE, RE	0		0.8	V	
Differential input voltage, V <sub>ID</sub> (see Figure 8)		-12		12	V	
High lovel output ourrent I	Driver	-60			A	
High-level output current, I <sub>OH</sub>	Receiver	-8			mA	
Low lovel output output	Driver			60	A	
Low-level output current, I <sub>OL</sub>	Receiver			8	mA	
Differential load resistance, R <sub>L</sub>		54	60		Ω	
Differential load capacitance, C <sub>L</sub>			50		pF	
	HVD10			25		
Signaling rate	HVD11			10	Mbps	
	HVD12			1		

<sup>(1)</sup> The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.



#### **DRIVER ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST C	ONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
V <sub>IK</sub>	Input clamp voltage		$I_{I} = -18 \text{ mA}$		-1.5			V
			I <sub>O</sub> = 0		2		$V_{CC}$	
V <sub>OD</sub>	Differential output voltage (2)		$R_L = 54 \Omega$ , See Fig	ure 2	1.5			V
			$V_{\text{test}} = -7 \text{ V to } 12 \text{ V}$	, See Figure 3	1.5			
Δ V <sub>OD</sub>	Change in magnitude of differentia voltage	al output	See Figure 2 and F	ïgure 3	-0.2		0.2	V
V <sub>OC(PP)</sub>	Peak-to-peak common-mode outp	ut voltage				400		mV
V <sub>OC(SS)</sub>	Steady-state common-mode output	ut voltage	See Figure 4		1.4		2.5	V
$\Delta V_{OC(SS)}$	Change in steady-state common-r voltage	node output	- See Figure 4		-0.05		0.05	V
l <sub>OZ</sub>	High-impedance output current		See receiver input currents					
	lanut aumant	D			-100		0	
I <sub>I</sub>	Input current	DE			0		100	μΑ
Ios	Short-circuit output current	1	$-7 \text{ V} \le \text{V}_{\text{O}} \le 12 \text{ V}$		-250		250	mA
C <sub>(OD)</sub>	Differential output capacitance		$V_{OD} = 0.4 \sin (4E61)$	πt) + 0.5 V, DE at 0 V		16		pF
			RE at V <sub>CC</sub> , D and DE at V <sub>CC</sub> , No load	Receiver disabled and driver enabled		9	15.5	mA
I <sub>CC</sub>	Supply current		RE at V <sub>CC</sub> , D at V <sub>CC</sub> , DE at 0 V, No load	Receiver disabled and driver disabled (standby)		1	5	μА
			RE at 0 V, D and DE at V <sub>CC</sub> , No load	Receiver enabled and driver enabled		9	15.5	mA

<sup>(1)</sup> All typical values are at 25°C and with a 3.3 V supply. (2) For  $T_A > 85$ °C,  $V_{CC}$  is ±5%.



#### DRIVER SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
		HVD10		5	8.5	16		
t <sub>PLH</sub>	Propagation delay time, low-to-high level output	HVD11		18	25	40	ns	
		HVD12		135	200	330		
		HVD10		5	8.5	16		
t <sub>PHL</sub>	Propagation delay time, high-to-low level output	HVD11		18	25	40	ns	
		HVD12		135	200	330		
		HVD10		3	4.5	11.5		
t <sub>r</sub>	Differential output signal rise time	HVD11	$R_L = 54 \Omega$ , $C_L = 50 pF$ , See Figure 5	10	20	30	ns	
		HVD12	- Coo riguio o	100	170	330		
		HVD10		3	4.5	11.5		
t <sub>f</sub>	Differential output signal fall time	HVD11		10	20	30	ns	
		HVD12		100	170	330		
		HVD10				1.5		
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )	HVD11				2.5	ns	
		HVD12				9		
		HVD10				6	ns	
t <sub>sk(pp)</sub> (2)	Part-to-part skew	HVD11				11		
		HVD12				100		
	HVD10				33			
t <sub>PZH</sub>	Propagation delay time, high impedance-to-high level output	HVD11				55	ns	
	level output	HVD12	$R_L$ = 110 Ω, $\overline{RE}$ at 0 V,			320		
		HVD10	See Figure 6			26		
$t_{PHZ}$	Propagation delay time, high level-to-high-impedance output	HVD11	11			55	ns	
	level to high impedance output	HVD12				320		
		HVD10				26		
$t_{PZL}$	Propagation delay time, high impedance-to-low-level output	HVD11				55	ns	
	impodance to low level output	HVD12	$R_L$ = 110 Ω, $\overline{RE}$ at 0 V,			320		
		HVD10	See Figure 7			26		
$t_{PLZ}$	Propagation delay time, low level-to-high-impedance output	HVD11				75	ns	
	level to high impedance output	HVD12				420		
t <sub>PZH</sub>	Propagation delay time, standby-to-high-level	I and Q-temp	$R_L = 110 \Omega$ , $\overline{RE}$ at 3 V,			6	μs	
	output	M-temp	See Figure 6			14	•	
t <sub>PZL</sub>	Propagation delay time, standby-to-low-level	I and Q-temp	$R_L$ = 110 Ω, $\overline{RE}$ at 3 V, See Figure 7			6	μs	
	output	M-temp	See rigure /			14	r	

 <sup>(1)</sup> All typical values are at 25°C and with a 3.3 V supply.
 (2) t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



#### RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going input threshold voltage	I <sub>O</sub> = -8 mA					-0.01	٧
V <sub>IT</sub>	Negative-going input threshold voltage	I <sub>O</sub> = 8 mA			-0.2			٧
$V_{hys}$	Hysteresis voltage (V <sub>IT+</sub> – V <sub>IT-</sub> )					35		mV
$V_{IK}$	Enable-input clamp voltage	I <sub>I</sub> = -18 mA			-1.5			V
$V_{OH}$	High-level output voltage	V <sub>ID</sub> = 200 mV,	$I_{OH} = -8 \text{ mA},$	See Figure 8	2.4			V
$V_{OL}$	Low-level output voltage	$V_{ID} = -200 \text{ mV},$	I <sub>OL</sub> = 8 mA,	See Figure 8			0.4	V
I <sub>OZ</sub>	High-impedance-state output current	$V_O = 0$ or $V_{CC}$	RE at V <sub>CC</sub>		-1		1	μA
		$V_A$ or $V_B = 12 V$				0.05	0.11	
		$V_A$ or $V_B = 12 V$ ,	V <sub>CC</sub> = 0 V	HVD11, HVD12,		0.06	0.13	Λ
		$V_A$ or $V_B = -7 \text{ V}$		Other input at 0 V	-0.1	-0.05		mA
	Due input surrent	$V_A$ or $V_B = -7 V$ ,	V <sub>CC</sub> = 0 V		-0.05	÷0.04		
II	Bus input current	$V_A$ or $V_B = 12 \text{ V}$				0.2	0.5	
		$V_A$ or $V_B = 12 V$ ,	V <sub>CC</sub> = 0 V	HVD10,		0.25	0.5	A
		$V_A$ or $V_B = -7 \text{ V}$		Other input at 0 V	-0.4	-0.2		mA
		$V_A$ or $V_B = -7 V$ ,	V <sub>CC</sub> = 0 V		-0.4	-0.15		
I <sub>IH</sub>	High-level input current, RE	V <sub>IH</sub> = 2 V			-30		0	μΑ
I <sub>IL</sub>	Low-level input current, RE	V <sub>IL</sub> = 0.8 V			-30		0	μΑ
C <sub>ID</sub>	Differential input capacitance	$V_{ID} = 0.4 \sin (4E6T)$	тt) + 0.5 V, DE at	t 0 V		15		pF
	RE at 0 V, D and DE at 0 V, No load  Receiver enabled and driver disabled		ed and driver		4	8	mA	
I <sub>CC</sub>	Supply current	RE at V <sub>CC</sub> , D at V <sub>CC</sub> , DE at 0 V, No load	Receiver disabl disabled (stand			1	5	μΑ
		RE at 0 V, D and DE at V <sub>CC</sub> , No load	Receiver enable enabled	ed and driver		9	15.5	mA

<sup>(1)</sup> All typical values are at 25°C and with a 3.3 V supply.



#### RECEIVER SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high level output	HVD10		12.5	20	25	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low level output	HVD10		12.5	20	25	ns
t <sub>PLH</sub>	Propagation delay time, low-to-high level output	HVD11 HVD12	_	30	55	70	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low level output	HVD11 HVD12	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$ $C_{L} = 15 \text{ pF, See Figure 9}$	30	55	70	ns
		HVD10				1.5	
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )	HVD11				4	ns
		HVD12				4	
		HVD10				8	
t <sub>sk(pp)</sub> (2)	Part-to-part skew	HVD11				15	ns
		HVD12				15	
t <sub>r</sub>	Output signal rise time		C 15 pF Coo Figure 0	1	2	6	
t <sub>f</sub>	Output signal fall time		C <sub>L</sub> = 15 pF, See Figure 9	1	2	6	ns
t <sub>PZH</sub> (1)	Output enable time to high level					16	
t <sub>PZL</sub> <sup>(1)</sup>	Output enable time to low level		$C_L = 15 \text{ pF}, DE \text{ at } 3 \text{ V},$			16	
t <sub>PHZ</sub>	Output disable time from high level		See Figure 10			21	ns
t <sub>PLZ</sub>	Output disable time from low level					16	
t <sub>PZH</sub> (2)	Propagation delay time, standby-to-high-level	I and Q-temp				6	
	output	M-temp	C <sub>L</sub> = 15 pF, DE at 0,			14	
t <sub>PZL</sub> (2)	Propagation delay time, standby-to-low-level output	I and Q-temp	See Figure 11			6	μs
	σιιραί	M-temp				14	

<sup>(1)</sup> All typical values are at 25°C and with a 3.3 V supply.

# THERMAL CHARACTERISTICS(1)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
$\theta_{JA}$	Junction-to-ambient thermal resistance (2)	High-K board <sup>(3)</sup> , No airflow	D package		121		°C/W
$\theta_{JB}$	Junction-to-board thermal resistance	High-K board	D package		67		°C/W
$\theta_{JC}$	Junction-to-case thermal resistance		D package		41		°C/W
		$R_L = 60 \Omega$ , $C_L = 50 pF$ , DE at $V_{CC}$ $\overline{RE}$ at 0 V,	HVD10 (25 Mbps)		198	233	mW
$P_D$	Device power dissipation		HVD11 (10 Mbps)		141	176	mW
	wave at indicated signaling rate	HVD12 (500 kbps)		133	161	mW	
$T_{JSD}$	Thermal shutdown junction temperature				165		°C

<sup>(1)</sup> See Application Information section for an explanation of these parameters.


(3) JSD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages.

<sup>(2)</sup> t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

<sup>(2)</sup> The intent of θ<sub>JA</sub> specification is solely for a thermal performance comparison of one package to another in a standardized environment. This methodology is not meant to and will not predict the performance of a package in an application-specific environment.




#### PARAMETER MEASUREMENT INFORMATION



375 Ω±1%

Figure 2. Driver V<sub>OD</sub> Test Circuit and Voltage and Current Definitions

Figure 3. Driver V<sub>OD</sub> With Common-Mode Loading Test Circuit



Instrumentation Capacitance

Input: PRR = 500 kHz, 50% Duty Cycle,  $t_{r}$  < 6 ns,  $t_{f}$  < 6 ns,  $Z_{O}$  = 50  $\Omega$ 






Figure 4. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



Generator: PRR = 500 kHz, 50% Duty Cycle,  $t_r$  < 6 ns,  $t_f$  < 6 ns,  $Z_o$  = 50  $\Omega$ 

Figure 5. Driver Switching Test Circuit and Voltage Waveforms




Generator: PRR = 500 kHz, 50% Duty Cycle,  $t_r$  < 6 ns,  $t_f$  < 6 ns,  $Z_o$  = 50  $\Omega$ 

Figure 6. Driver High-Level Enable and Disable Time Test Circuit and Voltage Waveforms



# PARAMETER MEASUREMENT INFORMATION (continued)



Generator: PRR = 500 kHz, 50% Duty Cycle,  $t_{r}$  < 6 ns,  $t_{f}$  < 6 ns,  $Z_{o}$  = 50  $\Omega$ 

Figure 7. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms





Figure 8. Receiver Voltage and Current Definitions



Generator: PRR = 500 kHz, 50% Duty Cycle,  $t_{r}$  < 6 ns,  $t_{f}$  < 6 ns,  $Z_{o}$  = 50  $\Omega$ 





Figure 9. Receiver Switching Test Circuit and Voltage Waveforms



# PARAMETER MEASUREMENT INFORMATION (continued)



Generator: PRR = 500 kHz, 50% Duty Cycle,  $t_r$  < 6 ns,  $t_f$  < 6 ns,  $Z_o$  = 50  $\Omega$ 





Figure 10. Receiver Enable and Disable Time Test Circuit and Voltage Waveforms With Drivers Enabled



#### PARAMETER MEASUREMENT INFORMATION (continued)



Generator: PRR = 100 kHz, 50% Duty Cycle,  $t_r$  < 6 ns,  $t_f$  < 6 ns,  $Z_o$  = 50  $\Omega$ 





Figure 11. Receiver Enable Time From Standby (Driver Disabled)



NOTE: This test is conducted to test survivability only. Data stability at the R output is not specified.

Figure 12. Test Circuit, Transient Over Voltage Test



#### **Function Tables**

#### **DRIVER**


INPUT	ENABLE	OUT	TPUTS
D	DE	Α	В
Н	Н	Н	L
L	Н	L	Н
Х	L	Z	Z
Open	Н	Н	L

#### **RECEIVER**

DIFFERENTIAL INPUTS $V_{ID} = V_A - V_B$	ENABLE RE	OUTPUT R
V <sub>ID</sub> ≤ -0.2 V	L	Г
$-0.2 \text{ V} < \text{V}_{\text{ID}} < -0.01 \text{ V}$	L	?
-0.01 V ≤ V <sub>ID</sub>	L	Н
X	Н	Z
Open Circuit	L	Н
Short Circuit	L	Н




#### **EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS**



	R1/R2	R3
SN65HVD10	<b>9 k</b> Ω	<b>45 k</b> Ω
SN65HVD11	<b>36 k</b> Ω	<b>180 k</b> Ω
SN65HVD12	<b>36 k</b> Ω	<b>180 k</b> Ω




#### TYPICAL CHARACTERISTICS






#### **TYPICAL CHARACTERISTICS (continued)**



**HVD11 OR HVD12** 

# Figure 17. LOW-LEVEL OUTPUT CURRENT vs



# HIGH-LEVEL OUTPUT CURRENT vs






Figure 18.
DRIVER DIFFERENTIAL OUTPUT
vs





# **TYPICAL CHARACTERISTICS (continued)**

# DRIVER OUTPUT CURRENT




V<sub>CC</sub> – Supply Voltage – V Figure 21.



#### **APPLICATION INFORMATION**

An example application for the HVD12 is illustrated in Figure 22. Two HVD12 transceivers are used to communicate data through a 2000 foot (600 m) length of Commscope 5524 category 5e+ twisted pair cable. The bus is terminated at each end by a 100  $\Omega$  resistor, matching the cable characteristic impedance. Figure 23 illustrates operation at a signaling rate of 250 kbps.



Device	Number of Devices on Bus
HVD10	64
HVD11	256
HVD12	256

NOTE: The line should be terminated at both ends with its characteristic impedance (R<sub>T</sub> = Z<sub>O</sub>). Stub lengths off the main line should be kept as short as possible.




Figure 22. Typical Application Circuit

Figure 23. HVD12 Input and Output Through 2000 Feet of Cable

Ch4

M 2.00μs Aux J

-1.17 V 1 Feb 2002



#### THERMAL CHARACTERISTICS OF IC PACKAGES

Junction-to-Ambient Thermal Resistance ( $\theta_{JA}$ ) is defined as the difference in junction temperature to ambient temperature divided by the operating power.

 $\theta_{JA}$  is *not* a constant and is a strong function of:

- the PCB design (50% variation)
- altitude (20% variation)
- device power (5% variation)

 $\theta_{JA}$  can be used to compare the thermal performance of packages if the specific test conditions are defined and used. Standardized testing includes specification of PCB construction, test chamber volume, sensor locations, and the thermal characteristics of holding fixtures.  $\theta_{JA}$  is often misused when it is used to calculate junction temperatures for other installations.

Texas Instruments uses two test PCBs as defined by JEDEC specifications. The low-k board gives *average* in-use condition thermal performance and consists of a single copper trace layer 25 mm long and 2 oz thick. The high-k board gives *best case* in-use condition and it consists of two 1 oz buried power planes with a single copper trace layer 25 mm long and 2 oz thick. A 4% to 50% difference in  $\theta_{JA}$  can be measured between these two test cards

**Junction-to-Case Thermal Resistance** ( $\theta_{JC}$ ) is defined as difference in junction temperature to case divided by the operating power. It is measured by putting the mounted package up against a copper block cold plate to force heat to flow from die, through the mold compound into the copper block.

 $\theta_{JC}$  is a useful thermal characteristic when a heatsink is applied to package. It is *not* a useful characteristic to predict junction temperature because it provides pessimistic numbers if the case temperature is measured in a nonstandard system and junction temperatures are backed out. It can be used with  $\theta_{JB}$  in one-dimensional thermal simulation of a package system.

**Junction-to-Board Thermal Resistance** ( $\theta_{JB}$ ) is defined as the difference in the junction temperature and the PCB temperature at the center of the package (closest to the die) when the PCB is clamped in a cold-plate structure.  $\theta_{JB}$  is defined only for the high-k test card.

 $\theta_{JB}$  provides an overall thermal resistance between the die and the PCB. It includes a bit of the PCB thermal resistance (especially for BGAs with thermal balls) and can be used for simple one-dimensional network analysis of the package system (see Figure 24).




Figure 24. Thermal Resistance





31-May-2014

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65HVD10MDREP	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	V10MEP	Samples
SN65HVD10QDREP	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	V10QEP	Samples
SN65HVD12IDREP	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	V12IEP	Samples
V62/05604-01XE	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	V10QEP	Samples
V62/05604-03XE	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	V12IEP	Samples
V62/05604-04XE	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	V10MEP	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



# **PACKAGE OPTION ADDENDUM**

31-May-2014

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN65HVD10-EP, SN65HVD12-EP:

Catalog: SN65HVD10, SN65HVD12

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

# PACKAGE MATERIALS INFORMATION

14-Jul-2012 www.ti.com

# TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**





#### **TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

\*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD10MDREP	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD10QDREP	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD12IDREP	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN65HVD10MDREP	SOIC	D	8	2500	367.0	367.0	35.0	
SN65HVD10QDREP	SOIC	D	8	2500	367.0	367.0	35.0	
SN65HVD12IDREP	SOIC	D	8	2500	367.0	367.0	35.0	



SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated