### CD74HC4017-Q1 HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER

WITH 10 DECODED OUTPUTS SCLS546SA - OCTOBER 2003 - REVISED APRIL 2008

- Qualified for Automotive Applications
- Fully Static Operation
- Buffered Inputs
- Common Reset
- Positive Edge Clocking
- Typical f<sub>MAX</sub> = 60 MHz at V<sub>CC</sub> = 5 V, C<sub>L</sub> = 15 pF, T<sub>A</sub> = 25°C
- Fanout (Over Temperature Range)
  Standard Outputs ... 10 LSTTL Loads
  Bus Driver Outputs ... 15 LSTTL Loads
- Balanced Propagation Delay and Transition Times

### description/ordering information

The CD74HC4017 is a high-speed silicon-gate CMOS 5-stage Johnson counter with ten decoded outputs. Each of the decoded outputs normally is low

and sequentially goes high on the low-to-high transition clock period of the ten-clock-period cycle. The carry (TC) output transitions low to high after output 9 goes from high to low, and can be used in conjunction with the clock enable (CE) input to cascade several stages. CE disables counting when in the high state. A master reset (MR) input also is provided that, when taken high, sets all the decoded outputs, except output 0, to low.

The device can drive up to ten low-power Schottky equivalent loads.

	OR	DERING INF	ORMATION <sup>†</sup>	
T <sub>A</sub>	PACK	(AGE <sup>‡</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 125°C	SOIC – M	Tape and reel	CD74HC4017QM96Q1	HC4017Q
-40 0 10 125 0	TSSOP – PW	Tape and reel	CD74HC4017QPWRQ1	HC4017Q

<sup>†</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.

FUNCTION TABLE

<sup>‡</sup> Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.

		FUNCT	
	INPUTS		OUTPUT STATE <sup>†</sup>
СР	CE	MR	OUTPUT STATE
L	Х	L	No change
х	н	L	No change
х	Х	Н	0 = H, 1–9 = L
$\uparrow$	L	L	Increments counter
$\downarrow$	Х	L	No change
Х	<b>↑</b>	L	No change
Н	$\downarrow$	L	Increments counter

NOTE: H = high voltage level, L = low voltage level,

X = don't care,  $\uparrow$  = transition from low to high

level,  $\downarrow$  = transition from high to low level

<sup>†</sup> If n < 5, TC = H, otherwise TC = L



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2008, Texas Instruments Incorporated


1

- Significant Power Reduction Compared to LSTTL Logic ICs
   V<sub>CC</sub> Voltage = 2 V to 6 V
- High Noise Immunity N<sub>IL</sub> or N<sub>IH</sub> = 30% of V<sub>CC</sub>, V<sub>CC</sub> = 5 V



SCLS546SA – OCTOBER 2003 – REVISED APRIL 2008

#### logic diagram (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ (see Note 1) Input clamp current, $I_{IK}$ ( $V_I < -0.5$ V or $V_I > V_{CC} + 0.5$ V) Output clamp current, $I_{OK}$ ( $V_O < -0.5$ V or $V_O > V_{CC} + 0.5$ V) Source or sink current per output pin, $I_O$ ( $V_O > -0.5$ V or $V_O < V_{CC} + 0.5$ V) Continuous current through $V_{CC}$ or GND Package thermal impedance, $\theta_{JA}$ (see Note 2): M package	±20 mA ±20 mA ±25 mA ±50 mA
PW package	
Maximum junction temperature, T <sub>J</sub>	
At distance $1/16 \pm 1/32$ inch $(1,59 \pm 0,79$ mm) from case for 10 s max Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages referenced to GND unless otherwise specified.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS546SA - OCTOBER 2003 - REVISED APRIL 2008

#### recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		2	6	V
		$V_{CC} = 2 V$	1.5		
V <sub>iH</sub>	High-level input voltage	$V_{CC} = 4.5 V$	3.15		V
		$V_{CC} = 6 V$	4.2		
		V <sub>CC</sub> = 2 V		0.5	
ViL	Low-level input voltage	$V_{CC} = 4.5 V$		1.35	V
		V <sub>CC</sub> = 6 V		1.8	
VI	Input voltage		0	$V_{CC}$	V
Vo	Output voltage		0	$V_{CC}$	V
		$V_{CC} = 2 V$	0	1000	
t <sub>t</sub>	Input transition (rise and fall) time	$V_{CC} = 4.5 V$	0	500	ns
		V <sub>CC</sub> = 6 V	0	400	
T <sub>A</sub>	Operating free-air temperature		-40	125	°C

NOTES: 3. All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS			T <sub>A</sub> = 2	25°C			
PARAMETER	TEST CONDIT	IONS	(mA)	V <sub>CC</sub>	MIN	MAX	MIN	MAX	UNIT
			-0.02	2 V	1.9		1.9		
		CMOS loads	-0.02	4.5 V	4.4		4.4		
V <sub>OH</sub>	$V_i = V_{iH} \text{ or } V_{iL}$		-0.02	6 V	5.9		5.9		V
		TTL leads	-4	4.5 V	3.98		3.7		
		TTL loads	-5.2	6 V	5.48		5.2		
	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	CMOS loads	0.02	2 V		0.1		0.1	
			0.02	4.5 V		0.1		0.1	
V <sub>OL</sub>			0.02	6 V		0.1		0.1	V
		TTL Is a de	4	4.5 V		0.26		0.4	
		TTL loads 5.2	5.2	6 V		0.26		0.4	
lı	V <sub>I</sub> = V <sub>CC</sub> or GND			6 V		±0.1		±1	μA
Icc	$V_I = V_{CC}$ or GND		0	6 V		8		160	μA
C <sub>IN</sub>	C <sub>L</sub> = 50 pF					10		10	pF



SCLS546SA - OCTOBER 2003 - REVISED APRIL 2008

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

	242412			T <sub>A</sub> = 2	25°C			
	PARAMET	ER	v <sub>cc</sub>	MIN	MAX	MIN	MAX	UNIT
			2 V	6		4		
f <sub>max</sub>	max Maximum clock frequency					20		MHz
						23		
			2 V	80		120		
		СР	4.5 V	16		24		
	Dulas duration		6 V	14		20		
t <sub>w</sub>	Pulse duration	MR	2 V	80		120		ns
			4.5 V	16		24		
				14		20		
			2 V	75		110		
		CE to CP	4.5 V	15		22		
			6 V	13		19		
t <sub>su</sub>	Setup time		2 V	5		5		ns
		MR inactive	4.5 V	5		5		
			6 V	5		5		
			2 V	0		0		
t <sub>h</sub>	Hold time, CE to CP		4.5 V	0		0		ns
			6 V	0		0		



SCLS546SA - OCTOBER 2003 - REVISED APRIL 2008

#### switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

DADAMETER	FROM	то	LOAD	v	T,	₄ = 25°C	;			
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	v <sub>cc</sub>	MIN	TYP	MAX	MIN MAX	UNIT	
				2 V			230	345		
		Development	C <sub>L</sub> = 50 pF	4.5 V			46	69		
		Decade out		6 V			39	59		
	СР		C <sub>L</sub> = 15 pF	5 V		19				
	CP			2 V			230	345		
		то	C <sub>L</sub> = 50 pF	4.5 V			46	69		
		тс		6 V			39	59		
			C <sub>L</sub> = 15 pF	5 V		19				
				2 V			250	375		
		Development	C <sub>L</sub> = 50 pF	4.5 V			50	75		
		Decade out		6 V			43	64		
	CE		C <sub>L</sub> = 15 pF	5 V		21				
t <sub>pd</sub> CE			2 V			250	375	375 ns		
	TO	C <sub>L</sub> = 50 pF	4.5 V			50	75			
		тс		6 V			43	64		
			C <sub>L</sub> = 15 pF	5 V		21			1	
				2 V			230	345	1	
			C <sub>L</sub> = 50 pF	4.5 V			46	69	1	
		Decade out		6 V			39	59		
			C <sub>L</sub> = 15 pF	5 V		19			1	
	MR			2 V			230	345	1	
			C <sub>L</sub> = 50 pF	4.5 V			46	69		
		тс		6 V			39	59		
			C <sub>L</sub> = 15 pF	5 V		19			1	
				2 V			75	110		
t <sub>t</sub>		TC, Decade out	C <sub>L</sub> = 50 pF	4.5 V			15	22	ns	
-				6 V			13	19		
f <sub>max</sub>	СР		C <sub>L</sub> = 15 pF	5 V		60			MHz	

# operating characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C, input $t_r$ , $t_f$ = 6 ns, $C_L$ = 15 pF


PARAMETER							
C <sub>pd</sub> Power dissipation capacitance (see Note 4)	39	pF					
NOTE 4: C <sub>pd</sub> is used to determine the dynamic power consumption per package. $P_{D} = (C_{D} + \chi V_{DD}^{2} \chi t) + \Sigma (C_{D} + \chi V_{DD}^{2} \chi t_{D})$							

 $P_{D} = (C_{pd} \times V_{CC}^{2} \times f_{i}) + \Sigma(C_{L} \times V_{CC}^{2} \times f_{O})$ f<sub>1</sub> = input frequency

 $f_O = \text{output frequency}$   $G_L = \text{output load capacitance}$   $V_{CC} = \text{supply voltage}$ 



SCLS546SA – OCTOBER 2003 – REVISED APRIL 2008



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. C<sub>L</sub> includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>r</sub> = 6 ns, t<sub>f</sub> = 6 ns.
- C. For clock inputs,  $f_{max}$  is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

#### Figure 1. Load Circuit and Voltage Waveforms



## CD74HC4017-Q1 HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER

WITH 10 DECODED OUTPUTS SCLS546SA – OCTOBER 2003 – REVISED APRIL 2008





Figure 2. Flip-Flop Detail









6-Feb-2020

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CD74HC4017QPWRG4Q1	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC4017Q	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD74HC4017-Q1 :



www.ti.com

# PACKAGE OPTION ADDENDUM

6-Feb-2020

#### • Catalog: CD74HC4017

- Enhanced Product: CD74HC4017-EP
- Military: CD54HC4017

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions ar	re nominal
--------------------	------------

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC4017QPWRG4Q 1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Mar-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
CD74HC4017QPWRG4Q1	TSSOP	PW	16	2000	367.0	367.0	35.0	

# **PW0016A**



# **PACKAGE OUTLINE**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# PW0016A

# **EXAMPLE BOARD LAYOUT**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0016A

# **EXAMPLE STENCIL DESIGN**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated