

ON Semiconductor®

## FAN5361 6 MHz, 600 mA / 750 mA Synchronous Buck Regulator

#### **Features**

- 6 MHz Fixed-Frequency Operation
- 35 µA Typical Quiescent Current
- Best-in-Class Load Transient Response
- Best-in-Class Efficiency
- 600 mA or 750 mA Output Current Capability
- 2.3 V to 5.5 V Input Voltage Range
- 1.0 to 1.90 V Fixed Output Voltage
- Low Ripple Light-Load PFM Mode
- Forced PWM and External Clock Synchronization
- Internal Soft-Start
- Input Under-Voltage Lockout (UVLO)
- Thermal Shutdown and Overload Protection
- 6-bump WLCSP. 0.4 mm Pitch
- 6-pin 2 x 2 mm UMLP

#### **Applications**

- Cell Phones, Smart Phones
- Tablets, Netbooks<sup>®</sup>, Ultra-Mobile PCs
- 3G, LTE, WiMAX™, WiBro<sup>®</sup>, and WiFi<sup>®</sup> Data Cards
- Gaming Devices, Digital Cameras DC/DC Micro Modules

### Description

The FAN5361 is a 600 mA or 750 mA, step-down, switching voltage regulator that delivers a fixed output from a 2.3 V to 5.5 V input voltage supply. Using a proprietary architecture with synchronous rectification, the FAN5361 is capable of delivering a peak efficiency of 92%, while maintaining efficiency over 80% at load currents as low as 1 mA.

The regulator operates at a nominal fixed frequency of 6 MHz, which reduces the value of the external components to 470 nH for the output inductor and 4.7  $\mu$ F for the output capacitor. The PWM modulator can be synchronized to an external frequency source.

At moderate and light loads, pulse frequency modulation is used to operate the device in power-save mode with a typical quiescent current of 35  $\mu A$ . Even with such a low quiescent current, the part exhibits excellent transient response during large load swings. At higher loads, the system automatically switches to fixed-frequency control, operating at 6 MHz. In shutdown mode, the supply current drops below 1  $\mu A$ , reducing power consumption. For applications that require minimum ripple or fixed frequency, PFM mode can be disabled using the MODE pin.

The FAN5361 is available in 6-bump, 0.4 mm pitch, Wafer-Level Chip-Scale Package (WLCSP) and a 6-lead 2 x 2 mm ultra-thin MLP package (UMLP).

### **Typical Applications**




Figure 1. Typical Applications

All trademarks are the property of their respective owners.

## **Ordering Information**

Part Number	Output Voltage <sup>(1)</sup>	Package	Temperature Range	Packing
FAN5361UC123X*	1.233 V			
FAN5361UC182X	1.820 V	WLCSP-6, 0.4 mm Pitch		Tape and Reel
FAN5361UC19X	1.900 V		−40 to +85°C	
FAN5361UMP123X	1.233 V		<del>-4</del> 0 to +05 C	
FAN5361UMP15X	1.500 V	6-Lead, 2 x 2 mm UMLP		
FAN5361UMP182X	1.820 V			

#### Note:

- 1. Other voltage options available on request. Contact a ON Semiconductor representative.
- \* This device is End of Life. Please contact sales for additional information and assistance with replacement devices.

## **Pin Configurations**



Figure 2. WLCSP, Bumps Facing Down

Figure 3. WLCSP, Bumps Facing Up




Figure 4. UMLP, Leads Facing Down

#### **Pin Definitions**

Pin			Pin#		Description
WLCSP	UMLP	Name	Description		
A1	3	MODE	<b>MODE.</b> Logic 1 on this pin forces the IC to stay in PWM mode. A logic 0 allows the IC to automatically switch to PFM during light loads. The regulator also synchronizes its switching frequency to four times the frequency provided on this pin. Do not leave this pin floating. When tying HIGH, use at least $1 \text{k}\Omega$ series resistor if $V_{\text{IN}}$ is expected to exceed 4.5 V.		
B1	2	SW	Switching Node. Connect to output inductor.		
C1	1	FB	Feedback / Vout. Connect to output voltage.		
C2	6	GND	Ground. Pow er and IC ground. All signals are referenced to this pin.		
B2	5	EN	<b>Enable</b> . The device is in shutdown mode when voltage to this pin is <0.4 V and enabled when >1.2 V. Do not leave this pin floating. When tying HIGH, use at least 1 k $\Omega$ series resistor if V <sub>IN</sub> is expected to exceed 4.5 V.		
A2	4	VIN	Input Voltage. Connect to input power source.		

### **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter			Max.	Unit
V <sub>IN</sub>	Input Voltage	Input Voltage			
Vsw	Voltage on SW Pin		-0.3	$V_{IN} + 0.3^{(2)}$	V
V <sub>CTRL</sub>	EN and MODE Pin Voltage Other Pins			$V_{IN} + 0.3^{(2)}$	V
				$V_{IN} + 0.3^{(2)}$	V
ESD	Electrostatic Discharge	Human Body Model per JESD22-A114	4	1.0 kV	
LOD	Protection Level	Charged Device Model per JESD22-C101	1	1.5	ΚV
TJ	Junction Temperature		-40	+150	°C
T <sub>STG</sub>	Storage Temperature Lead Soldering Temperature, 10 Seconds			+150	°C
TL				+260	°C

#### Note:

2. Lesser of 7 V or V<sub>IN</sub>+0.3 V.

### **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. ON Semiconductor does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage Range	2.3		5.5	V
lout	Output Current	0		600	mA
L	Inductor		0.47		μH
C <sub>IN</sub>	Input Capacitor		2.2		μF
Cout	Output Capacitor	1.6	4.7	12.0	μF
T <sub>A</sub>	Operating Ambient Temperature	-40		+85	°C
TJ	Operating Junction Temperature	-40		+125	°C

### **Thermal Properties**

Junction-to-ambient thermal resistance is a function of application and board layout. This data is measured with four-layer 1s2p boards in accordance to JEDEC standard JESD51. Special attention must be paid not to exceed junction temperature  $T_{J(max)}$  at a given ambient temperate  $T_A$ .

Symbol	Parameter	Typical	Unit	
θја	Junction-to-Ambient Thermal Resistance	WLCSP	150	°C/W
ОJA	ounding to Ambient mornal recolorance	UMLP	49	°C/W

### **Electrical Characteristics**


Minimum and maximum values are at  $V_{IN} = V_{EN} = 2.3V$  to 5.5V,  $V_{MODE} = 0V$  (AUTO Mode),  $T_A = -40^{\circ}C$  to +85°C; circuit of Figure 1, unless otherwise noted. Typical values are at  $T_A = 25$ °C,  $V_{IN} = V_{EN} = 3.6$  V.

Symbol	Param	eter	Conditions	Min.	Тур.	Max.	Unit
Power Sup	pplies						
			No Load, Not Switching		35	55	μΑ
lq	Quiescent Current		PWM Mode		6		mA
I(SD)	Shutdow n Supply C	Current	V <sub>IN</sub> = 3.6 V, EN = GND		0.05	1.00	μA
$V_{UVLO}$	Under-Voltage Lock	kout Threshold	Rising V <sub>IN</sub>		2.15	2.25	V
Vuvhyst	Under-Voltage Lock	kout Hysteresis			150		mV
Logic Inpu	ts: EN and MODE P	Pins		•			
V <sub>IH</sub>	Enable HIGH-Level	Input Voltage		1.2			V
V <sub>IL</sub>	Enable LOW-Level	Input Voltage				0.4	V
V <sub>LHYST</sub>	Logic Input Hystere	sis Voltage			100		mV
l <sub>IN</sub>	Enable Input Leaka	ge Current	Pin to V <sub>IN</sub> or GND		0.01	1.00	μΑ
Switching	and Synchronization	on		<u>I</u>			
fsw	Sw itching Frequence	;y <sup>(3)</sup>	V <sub>IN</sub> = 3.6 V, T <sub>A</sub> = 25°C	5.4	6.0	6.6	MHz
fsync	MODE Synchroniza	ation Range <sup>(3)</sup>	Square Wave at MODE Input	1.3	1.5	1.7	MHz
Regulation	1						
		1.900 V	$I_{LOAD} = 0 \text{ to } 750 \text{ mA}^{(4)}$	1.832	1.900	1.957	-
		1.900 V	PWM Mode <sup>(4)</sup>	1.832	1.900	1.938	
		1.820 V	I <sub>LOAD</sub> = 0 to 600 mA	1.784	1.820	1.875	
\	Output Voltage	1.620 V	PWM Mode	1.784	1.820	1.856	
Vo	Accuracy	1.500 V	I <sub>LOAD</sub> = 0 to 600 mA	1.470	1.500	1.938 1.875 1.856 1.545	1 °
		1.500 V	PWM Mode	1.470	1.500	1.530	V mV μA MHz
		1.233 V	I <sub>LOAD</sub> = 0 to 600 mA	1.207	1.233	1.272	
		1.233 V	PWM Mode	1.207	1.233	1.259	1
t <sub>SS</sub>	Soft-Start		From EN Rising Edge		180	300	μs
Output Dri	ver						
D	PMOS On Resistan	ce	$V_{IN} = V_{GS} = 3.6 \text{ V}$		350		
$R_{DS(on)}$	NMOS On Resistan	ice	V <sub>IN</sub> = V <sub>GS</sub> = 3.6 V		225		mc2
havor	PMOS Open-Loop Limit <sup>(5)</sup>	Peak Current	V <sub>OUT</sub> = 1.233 V, 1.5 V, 1.82 V	900	1100	1250	mΛ
ILIM(OL)	Limit <sup>(5)</sup>		V <sub>OUT</sub> = 1.9 V	1180	1375	1550	IIIA
T <sub>TSD</sub>	Thermal Shutdown		CCM Only		150		°C
T <sub>HYS</sub>	Thermal Shutdown	Hysteresis			15		°C

- Limited by the effect of  $t_{OFF}$  minimum (see Figure 14 and Figure 15 in Typical Performance Characteristics). Output voltage accuracy minimum: 1.862 V for  $V_{IN}$  2.7 to 5.5 V on 1.9 V option.
- Refer to Operation Description and Typical Characteristics for closed-loop data.

### **Typical Performance Characteristics**

Unless otherwise noted,  $V_{IN} = V_{EN} = 3.6 \text{ V}$ ,  $V_{MODE} = 0 \text{ V}$  (AUTO Mode),  $V_{OUT} = 1.82 \text{ V}$ ,  $T_A = 25$ °C.







Figure 5. Efficiency vs. Load Current and Input Supply Figure 6. Efficiency vs. Load Current and Temperature







Figure 7. 1.233 V<sub>OUT</sub> Efficiency vs. Load Current and Supply

Figure 8. Efficiency, Auto PWM/PFM vs. Forced PWM







Figure 9. Load Regulation

Figure 10. 1.233 Vout Load Regulation vs. Input Supply


Unless otherwise noted,  $V_{IN} = V_{EN} = 3.6 \text{ V}$ ,  $V_{MODE} = 0 \text{ V}$  (AUTO M



40 35 5 5VIN 2.5VIN 30 25 20 15 10 0 0 100 200 300 400 500 600 Load Current (mA)

Figure 11. Load Regulation, Auto PFM / PWM and Forced PWM

Figure 12. 1.82 V<sub>OUT</sub> Peak-to-Peak Output Voltage Ripple







Figure 13. 1.233 V<sub>OUT</sub> Peak-to-Peak Output Voltage Ripple

Figure 14. Effect of toff(MIN) on Reducing Switching Frequency







Figure 15. 1.233 V<sub>OUT</sub> Effect of t<sub>OFF(MIN)</sub> on Reducing Switching Frequency

Figure 16. PFM / PWM Boundaries

Unless otherwise noted,  $V_{IN} = V_{EN} = 3.6 \, \text{V}$ ,  $V_{MODE} = 0 \, \text{V}$  (AUTO Mode),  $V_{OUT} = 1.82 \, \text{V}$ ,  $T_A = 25 \, ^{\circ}\text{C}$ .






Figure 17. 1.233 V<sub>OUT</sub> PFM / PWM Boundaries

Figure 18. Quiescent Current vs. Input Voltage




Figure 19. Shutdown Current vs. Temperature

Unless otherwise noted, V<sub>IN</sub> = V<sub>EN</sub> = 3.6 V, V<sub>MODE</sub> = 0 V (AUTO Mode), V<sub>OUT</sub> = 1.82 V, T<sub>A</sub> = 25°C, 5µs/div. horizontal sw eep.




Figure 20. Line Transient 3.3  $V_{IN}$  to 3.9  $V_{IN}$ , 50 mA Load, 10  $\mu$ s/div.

Figure 21. Line Transient 3.3  $V_{IN}$  to 3.9  $V_{IN}$ , 250 mA Load, 10  $\mu s/div$ .




Figure 22. Combined Line/Load Transient 3.9 to Figure 23. Combined Line/Load Transient 3.3 to 3.9  $V_{\rm IN}$  Combined with 40 mA to 400 mA Load Transient Combined with 400 mA to 40 mA Load Transient





Figure 24. Load Transient 0 to 150 mA, 2.5 VIN

Figure 25. Load Transient 50 to 250 mA, 2.5 VIN



Unless otherwise noted, V<sub>IN</sub> = V<sub>EN</sub> = 3.6 V, V<sub>MODE</sub> = 0 V (AUTO Mode), V<sub>OUT</sub> = 1.82 V, T<sub>A</sub> = 25°C, 5 µs/div. horizontal sw eep.




Figure 33. Metallic Short Applied at Vout, 50 µs/div.

Figure 34. Metallic Short Applied at Vout




Figure 35. Over-Current Fault Response,  $R_{LOAD}$  = 1  $\Omega$ , 50  $\mu$ s/div.

Figure 36. Over-Current Fault Response,  $R_{\text{LOAD}}$  = 1  $\Omega$ 



Figure 37. Overload Recovery to Light Load, 50 µs/div.

Figure 38. Soft-Start,  $R_{LOAD}$  = 50  $\Omega$ , 20  $\mu s/div$ .

Unless otherwise noted,  $V_{IN} = V_{EN} = 3.6 \text{ V}$ ,  $V_{MODE} = 0 \text{ V}$  (AUTO Mode),  $V_{OUT} = 1.82 \text{ V}$ ,  $T_A = 25$ °C.




Figure 39. SW-Node Jitter (Infinite Persistence),  $I_{LOAD}$  = 200 mA, 50 ns/div.




Figure 40. Power Supply Rejection Ratio at 300 mA Load

### **Operation Description**

The FAN5361 is a 600 mA or 750 mA, step-down, switching voltage regulator that delivers a fixed output from an input voltage supply of 2.3 V to 5.5 V. Using a proprietary architecture with synchronous rectification, the FAN5361 is capable of delivering a peak efficiency of 92%, while maintaining efficiency over 80% at load currents as low as 1 mA. The regulator operates at a nominal frequency of 6 MHz at full load, which reduces the value of the external components to 470 nH for the inductor and 4.7  $\mu F$  for the output capacitor.

#### Control Scheme

The FAN5361 uses a proprietary, non-linear, fixed-frequency PWM modulator to deliver a fast load transient response, while maintaining a constant switching frequency over a wide range of operating conditions. The regulator performance is independent of the output capacitor ESR, allowing for the use of ceramic output capacitors. Although this type of operation normally results in a switching frequency that varies with input voltage and load current, an internal frequency loop holds the switching frequency constant over a large range of input voltages and load currents.

For very light loads, the FAN5361 operates in Discontinuous Current Mode (DCM) single-pulse PFM mode, which produces low output ripple compared with other PFM architectures. Transition between PWM and PFM is seamless, with a glitch of less than 18 mV at  $V_{OUT}$  during the transition between DCM and CCM modes.

Combined with exceptional transient response characteristics, the very low quiescent current of the controller (35  $\mu$ A) maintains high efficiency; even at very light loads, while preserving fast transient response for applications requiring tight output regulation.

#### **Enable and Soft-Start**

When EN is LOW, all circuits in FAN5361 are off and the IC draws ~50 nA of current. When EN is HIGH and  $V_{\text{IN}}$  is above its UVLO threshold, the regulator begins a soft-start cycle. The output ramp during soft-start is a fixed slew rate of 50 mV/ $\mu s$  from 0 to 1  $V_{\text{OUT}}$ , then 12.5 mV/ $\mu s$  until the output reaches its setpoint. Regardless of the state of the MODE pin, PFM mode is enabled to prevent current from being discharged from  $C_{\text{OUT}}$  if soft-start begins when  $C_{\text{OUT}}$  is charged.

The IC may fail to start if heavy load is applied during startup and/or if excessive  $C_{\text{OUT}}$  is used. This is due to the current-limit fault response, which protects the IC in the event of an over-current condition present during soft-start.

The current required to charge C<sub>OUT</sub> during soft-start is commonly referred to as "displacement current" is given as:

$$I_{DISP} = C_{OUT} \bullet \frac{dV}{dt}$$
 (1)

where the  $\frac{dV}{dt}$  term refers to the soft-start slew rate above.

To prevent shut-down during soft-start, the following condition must be met:

$$I_{DISP} + I_{LOAD} < I_{MAX(DC)}$$
 (2)

where  $I_{MAX(DC)}$  is the maximum load current the IC is guaranteed to support (600 mA or 750 mA).

Table 1 shows combinations of  $C_{OUT}$  that allow the IC to start successfully with the minimum  $R_{LOAD}$  that can be supported.

Table 1. Minimum  $R_{LOAD}$  Values for Soft-Start with Various  $C_{OUT}$  Values

Соит	Minimum R <sub>LOAD</sub>
4.7 μF, 0402	V <sub>OUT</sub> / 0.60
2 X 4.7 μF, 0402	V <sub>OUT</sub> / 0.60
10 μF, 0603	V <sub>OUT</sub> / 0.60
10 μF, 0805	V <sub>OUT</sub> / 0.50

#### Startup into Large Cout

Multiple soft-start cycles are required for no-load startup if  $C_{\text{OUT}}$  is greater than 15  $\mu\text{F}.$  Large  $C_{\text{OUT}}$  requires light initial load to ensure the FAN5361 starts appropriately. The IC shuts down for 85  $\mu\text{s}$  when  $l_{\text{DISP}}$  exceeds  $l_{\text{LIMIT}}$  for more than 21  $\mu\text{s}$  of current limit. The IC then begins a new soft-start cycle. Since  $C_{\text{OUT}}$  retains its charge when the IC is off, the IC reaches regulation after multiple soft-start attempts.

#### **MODE Pin**

Logic 1 on this pin forces the IC to stay in PWM mode. A logic 0 allows the IC to automatically switch to PFM during light loads. If the MODE pin is toggled, the converter synchronizes its switching frequency to four times the frequency on the mode pin ( $f_{\text{MODE}}$ ).

The MODE pin is internally buffered with a Schmitt trigger, which allows the MODE pin to be driven with slow rise and fall times. An asymmetric duty cycle for frequency synchronization is also permitted as long as the minimum time below  $V_{\rm IL(MAX)}$  or above  $V_{\rm IH(MAX)}$  is 100 ns.

#### Current Limit, Fault Shutdown, and Restart

A heavy load or short circuit on the output causes the current in the inductor to increase until a maximum current threshold is reached in the high-side switch. Upon reaching this point, the high-side switch turns off, preventing high currents from causing damage. The regulator continues to limit the current cycle-by-cycle. After 21  $\mu s$  of current limit, the regulator triggers an over-current fault, causing the regulator to shut down for about  $85\mu s$  before attempting a restart.

If the fault was caused by short circuit, the soft-start circuit attempts to restart and produces an over-current fault after about  $32~\mu s$ , which results in a duty cycle of less than 30%, limiting power dissipation.

The closed-loop peak-current limit,  $I_{LIM(PK)}$ , is not the same as the open-loop tested current limit,  $I_{LIM(OL)}$ , in the Electrical Characteristics table. This is primarily due to the effect of propagation delays of the IC current limit comparator.

#### **Under-Voltage Lockout (UVLO)**

When EN is HIGH, the under-voltage lockout keeps the part from operating until the input supply voltage rises high enough to properly operate. This ensures no misbehavior of the regulator during startup or shutdown.

#### Thermal Shutdown (TSD)

When the die temperature increases, due to a high load condition and/or a high ambient temperature, the output switching is disabled until the temperature on the die has fallen sufficiently. The junction temperature at which the thermal shutdown activates is nominally 150°C with a 15°C hysteresis.

# Minimum Off-Time Effect on Switching Frequency

 $t_{\mbox{OFF(MIN)}}$  is 50 ns. This imposes constraints on the maximum

$$\frac{V_{OUT}}{V_{IN}}$$
 that the FAN5361 can provide, or the maximum

output voltage it can provide at low  $V_{\text{IN}}$  while maintaining a fixed switching frequency in PWM mode.

When  $V_{\mbox{\scriptsize IN}}$  is LOW, fixed switching is maintained as long as

$$\frac{V_{OUT}}{V_{IN}} \le 1 - t_{OFF(MIN)} \bullet f_{SW} \approx 0.7 \ .$$

The switching frequency drops when the regulator cannot provide sufficient duty cycle at 6MHz to maintain regulation. This occurs when  $V_{OUT}$  is greater than or equal to 1.82 V and  $V_{IN}$  is below 2.9 V at high load currents (see Figure 15).

The calculation for switching frequency is given by:

$$f_{SW} = \min\left(\frac{1}{t_{SW(MAX)}}, 6MHz\right)$$
 (3)

w here:

$$t_{SW(MAX)} = 50 \, ns \, \bullet \left( 1 + \frac{V_{OUT} + I_{OUT} \bullet R_{OFF}}{V_{IN} - I_{OUT} \bullet R_{ON} - V_{OUT}} \right) \tag{4}$$

w here:

$$R_{OFF} = R_{DSON\_N} + DCR_L$$

$$R_{ON} = R_{DSON_P} + DCR_L$$

### **Applications Information**

#### Selecting the Inductor

The output inductor must meet both the required inductance and the energy handling capability of the application. The inductor value affects average current limit, the PWM-to-PFM transition point, output voltage ripple, and efficiency.

The ripple current ( $\Delta I$ ) of the regulator is:

$$\Delta I \approx \frac{V_{OUT}}{V_{IN}} \bullet \left( \frac{V_{IN} - V_{OUT}}{L \bullet f_{SW}} \right)$$
 (5)

The maximum average load current, I<sub>MAX(LOAD)</sub>, is related to the peak current limit, I<sub>LIM(PK)</sub> by the ripple current, given by:

$$I_{MAX(LOAD)} = I_{LIM(PK)} - \frac{\Delta I}{2}$$
 (6)

The transition between PFM and PWM operation is determined by the point at which the inductor valley current crosses zero. The regulator DC current when the inductor current crosses zero, IDCM, is:

$$I_{DCM} = \frac{\Delta I}{2} \tag{7}$$

The FAN5361 is optimized for operation with L = 470 nH, but is stable with inductances up to 1.2  $\mu H$  (nominal). Up to 2.2  $\mu H$ (nominal) may be used; however, in that case, V  $_{IN}$  must be greater than or equal to 2.7 V. The inductor should be rated to maintain at least 80% of its value at  $l_{LIM(PK)}$ .

Efficiency is affected by the inductor DCR and inductance value. Decreasing the inductor value for a given physical size typically decreases the DCR; but since  $\Delta I$  increases, the RMS current increases, as do the core and skin effect losses.

$$I_{RMS} = \sqrt{I_{OUT(DC)}^2 + \frac{\Delta I^2}{12}}$$
 (8)

The increased RMS current produces higher losses through the  $R_{DS(ON)}$  of the IC MOSFETs, as well as the inductor DCR.

Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current and higher DCR.

Table 2 shows the effects of inductance higher or lower than the recommended 470 nH on regulator performance.

#### **Output Capacitor**

Table 3 suggests 0402 capacitors. 0603 capacitors may further improve performance in that the effective capacitance is higher. This improves transient response and output ripple.

Increasing  $C_{OUT}$  has no effect on loop stability and can therefore be increased to reduce output voltage ripple or to improve transient response. Output voltage ripple,  $\Delta V_{OUT}$ , is:

$$\Delta V_{OUT} = \Delta I \bullet \left( \frac{1}{8 \bullet C_{OUT} \bullet f_{SW}} + ESR \right)$$
 (9)

#### **Input Capacitor**

The  $2.2\,\mu F$  ceramic input capacitor should be placed as close as possible between the VIN pin and GND to minimize the parasitic inductance. If a long wire is used to bring power to the IC, additional "bulk" capacitance (electrolytic or tantalum) should be placed between  $C_{IN}$  and the power source lead to reduce ringing that can occur between the inductance of the power source leads and  $C_{IN}$ .

The effective capacitance value decreases as  $V_{\,\text{IN}}$  increases due to DC bias effects.

Table 2. Effects of Changes in Inductor Value (from 470 nH Recommended Value) on Regulator Performance

Inductor Value	I <sub>MAX(LOAD)</sub>	$\Delta  extsf{V}_{ extsf{OUT}}$	Transient Response
Increase	Increase	Decrease	Degraded
Decrease	Decrease	Increase	Improved

Table 3. Recommended Passive Components and their Variation Due to DC Bias

Component	Description	Vendor	Min.	Тур.	Max. <sup>(6)</sup>	Comment
L1	470 nH, 2012, 90 mΩ,1.1 A	Murata LQM21PNR47MC0 Murata LQM21PNR54MG0 Hitachi Metals HSLI-201210AG-R47	300 nH	470 nH	520 nH	Minimum value occurs at maximum current
CIN	2.2 μF, 6.3 V, X5R, 0402	Murata or Equivalent GRM155R60J225ME15 GRM188R60J225KE19D	1.0 μF	2.2 μF	2.4 μF	Decrease primarily due to DC bias (V <sub>IN</sub> ) and elevated temperature
C <sub>OUT</sub>	4.7 μF, X5R, 0402	Murata or Equivalent GRM155R60G475M GRM155R60E475ME760	1.6 μF	4.7 μF	5.2 μF	Decrease primarily due to DC bias (V <sub>OUT</sub> )

Note:

<sup>6.</sup> Higher inductance values are also acceptable. See "Selecting the Inductor" instructions in Applications Information.

### **PCB Layout Guidelines**

There are only three external components: the inductor and the input and output capacitors. For any buck switcher IC, including the FAN5361, it is important to place a low-ESR input capacitor very close to the IC, as shown in Figure 41. The input capacitor ensures good input decoupling, which helps reduce noise appearing at the output terminals and ensures that the control sections of the IC do not behave

erratically due to excessive noise. This reduces switching cycle jitter and ensures good overall performance. It is important to place the common GND of  $C_{\text{IN}}$  and  $C_{\text{OUT}}$  as close as possible to the FAN5361 C2 terminal. There is some flexibility in moving the inductor further away from the IC; in that case,  $V_{\text{OUT}}$  should be considered at the  $C_{\text{OUT}}$  terminal.




Figure 41. PCB Layout Guidance

The table below pertains to the Marketing Outline Drawing on the following page.

#### **Product-Specific Dimensions**

Product	D	E	X	Y
FAN5361UCX	1.370 ±0.040	0.970 ±0.040	0.285	0.285

## **Physical Dimensions**







Figure 42. 6-Bump WLCSP, 0.4mm Pitch


## **Physical Dimensions**







RECOMMENDED LAND PATTERN



**BOTTOM VIEW** 

#### NOTES:

- A. OUTLINE BASED ON JEDEC REGISTRATION MO-229, VARIATION VCCC.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
- D. DRAWING FILENAME: MKT-UMLP06Crev1

Figure 43. 6-Lead, 2 x 2 mm, Ultra-Thin Molded Leadless Package (UMLP)

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using CN Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of applications using the support or applications information provided

ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA

**Phone**: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada.

Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 **Japan Customer Focus Center**Phone: 81-3-5817-1050

ON Semic onductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative