
www.ti.com

SCES484C-AUGUST 2003-REVISED JANUARY 2009

SINGLE-POLE DOUBLE-THROW (SPDT) ANALOG SWITCH OR 2:1 ANALOG MULTIPLEXER/DEMULTIPLEXER

FEATURES

- Available in the Texas Instruments NanoFree™ Package
- Operates at 0.8 V to 2.7 V
- Sub-1-V Operable
- Low Power Consumption, 10 μA at 2.7 V
- High On-Off Output Voltage Ratio
- High Degree of Linearity
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



YZP TERMINAL ASSIGNMENTS

	1	2
Α	COM	V _{CC}
В	INH	Y1
С	GND	Y2
D	GND	A

DESCRIPTION/ORDERING INFORMATION

This analog switch is operational at 0.8-V to 2.7-V V_{CC} , but is designed specifically for 1.1-V to 2.7-V V_{CC} operation.

The SN74AUC2G53 can handle both analog and digital signals. The device permits signals with amplitudes of up to V_{CC} (peak) to be transmitted in either direction.

NanoFree[™] package technology is a major breakthrough in IC packaging concepts, using the die as the package.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoFree is a trademark of Texas Instruments.



ORDERING INFORMATION


T _A	PACKAGE ⁽¹⁾⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING (3)
400 / 050	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)	Reel of 3000	SN74AUC2G53YZPR	U4_
-40C to 85C	SSOP - DCT	Reel of 3000	SN74AUC2G53DCTR	U53
	VSSOP – DCU	Reel of 3000	SN74AUC2G53DCUR	U53_

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (3) DCT: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site. DCU: The actual top-side marking has one additional character that designates the assembly/test site. YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, = Pb-free).

FUNCTION TABLE


CONT		ON CHANNEL
INH	Α	CHANNEL
L	L	Y1
L	Н	Y2
Н	Χ	None

LOGIC DIAGRAM (POSITIVE LOGIC)



NOTE A: For simplicity, the test conditions shown in Figures 1 through 4 and 6 through 10 are for the demultiplexer configuration. Signals may be passed from COM to Y1 (Y2) or from Y1 (Y2) to COM.

SIMPLIFIED SCHEMATIC, EACH SWITCH (SW)



Submit Documentation Feedback

www.ti.com

Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range ⁽²⁾		-0.5	3.6	V
VI	Input voltage range (2)(3)		-0.5	3.6	V
V _{I/O}	Switch I/O voltage range ⁽²⁾⁽³⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Control input clamp current	V _I < 0		-50	mA
I _{I/OK}	I/O port diode current	$V_{I/O} < 0$ or $V_{I/O} > V_{CC}$		50	mA
I _T	On-state switch current current			50	mA
	Continuous current through V _{CC} or GND			100	mA
		DCT package		220	
θ_{JA}	Package thermal impedance (4)	DCU package		227	C/W
		YZP package		102	
T _{stg}	Storage temperature range		-65	150	С

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage		0.8	2.7	V
		V _{CC} = 0.8 V	V _{CC}		
V_{IH}	High-level input voltage	$V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$	0.65 วV _{CC}		V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		
		V _{CC} = 0.8 V		0	
V_{IL}	Low-level input voltage	V _{CC} = 1.1 V to 1.95 V		0.35 טV _{CC}	V
		V _{CC} = 2.3 V to 2.7 V		0.7	
V _{I/O}	I/O port voltage		0	V_{CC}	V
VI	Control input voltage		0	3.6	V
		V _{CC} = 0.8 V to 1.6 V		20	
Δt/Δν	Input transition rise or fall rate	V _{CC} = 1.65 V to 1.95 V		10	ns/V
		V _{CC} = 2.3 V to 2.7 V		3.5	
T _A	Operating free-air temperature		-40	85	С

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITION	V _{cc}	MIN TYP(1)	MAX	UNIT	
		$V_I = V_{CC}$ or GND,	$I_S = 4 \text{ mA}$	1.1 V		40	
r _{on}	r _{on} On-state switch resistance	V _{INH} = V _{IL} (see Figure 1 and	IS = 4 IIIA	1.65 V	12.5	20	Ω
			$I_S = 8 \text{ mA}$	2.3 V	6	15	
		$V_I = V_{CC}$ to GND, $V_{INH} = V_{IL}$	I _S = 4 mA	1.1 V	131	180	
r _{on(p)}	Peak on resistance	V _{INH} = V _{IL} (see Figure 1 and		1.65 V	32	80	Ω
			$I_S = 8 \text{ mA}$	2.3 V	15	20	

(1) $T_A = 25C$

⁽²⁾ All voltages are with respect to ground unless otherwise specified.

³⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIO	NS	V _{CC}	MIN TYP ⁽¹⁾ MAX	UNIT
			$V_I = V_{CC}$ to GND,	$I_S = 4 \text{ mA}$	1.1 V	4	
Δr_{on}	Difference of on-state resistance between switches		$V_C = V_{IH}$ (see Figure 1 and	IS = 4 IIIA	1.65 V	1	Ω
	201110011011101100	Figure 2)		$I_S = 8 \text{ mA}$	2.3 V	1	
			$V_I = V_{CC}$ and $V_O = GND$, or			1	
I _{S(off)}	Off-state switch leakage current		$V_I = GND$ and $V_O = V_{CC}$, $V_{INH} = V_{IH}$ (see Figure 3)		2.7 V	0.1 (1)	μА
	On-state switch leakage current		$V_I = V_{CC}$ or GND, $V_{INH} = V_I$	L,	2.7 V	1	
I _{S(on)}	On-state switch leakage current		V _O = Open (see Figure 4)		2.7 V	0.1 ⁽¹⁾	μΑ
I _I	Control input current		$V_C = V_{CC}$ or GND		2.7 V	5	μΑ
I _{CC}	Supply current		$V_C = V_{CC}$ or GND		2.7 V	10	μΑ
C _{ic}	Control input capacitance				2.5 V	2	pF
C	Switch input/output conceitance	Υ			2.5 V	3	nE
C _{io(off)}	Switch input/output capacitance	COM			2.3 V	4.5	pF
C _{io(on)}	Switch input/output capacitance				2.5 V	9	pF

Switching Characteristics

over recommended operating free-air temperature range, $C_L = 15 \text{ pF}$ (unless otherwise noted) (see Figure 5)

PARAMETER	FROM TO (OUTPU				V _{CC} = 1.2 V V _{CC} = 1.5 V 0.1 V		V _{CC} = 1.8 V 0.15 V			V _{CC} = 2.5 V 0.2 V		UNIT		
		(001701)	TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX		
t _{pd} ⁽¹⁾	COM or Y	Y or COM	0.3		0.3		0.3			0.2		0.1	ns	
t _{en}	INILI	0014 1/	9.2	0.5	3.5	0.5	2.2	0.5	1	1.9	0.5	1.8		
t _{dis}	IINH	INH	COM or Y	8.1	0.5	4.2	0.5	3.2	0.5	1.9	3.4	0.5	2.6	ns
t _{en}	A COM or	COMerv	9.2	0.5	3.6	0.5	2.3	0.5	1.1	1.9	0.5	1.6		
t _{dis}		COIVI OF Y	10	0.5	3.6	0.5	2.3	0.5	1.1	2	0.5	1.6	ns	

⁽¹⁾ The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

Switching Characteristics

over recommended operating free-air temperature range, $C_L = 30 \text{ pF}$ (unless otherwise noted) (see Figure 5)

PARAMETER	FROM (INPUT)	TO	V _{CC} = 1.8 V 0.15 V			V _{CC} = 2.5 V 0.2 V		UNIT
		(OUTPUT)	MIN	TYP	MAX	MIN	MAX	
t _{pd} ⁽¹⁾	COM or Y	Y or COM			0.4		0.2	ns
t _{en}	INILI	COM or Y	0.5	1.6	3.1	0.5	2.2	no
t _{dis}	INH		0.5	2.2	3.4	0.5	2.2	ns
t _{en}	۸	COM or Y	0.5	1.6	3	0.5	2.2	
t _{dis}	A		0.5	1.6	3	0.5	2.3	ns

(1) The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

Submit Documentation Feedback



Analog Switch Characteristics

 $T_A = 25C$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V _{CC}	TYP	UNIT
				0.8 V	90	
			$C_L = 50 \text{ pF}, R_L = 600 \Omega,$	1.1 V	101	
			f _{in} = sine wave	1.4 V	110	
			(see Figure 6)	1.65 V	122	
Frequency response ⁽¹⁾	COM or Y	Y or COM		2.3 V	198	MHz
(switch ON)	CONTOLL	1 of Colvi		0.8 V	>500	IVII IZ
			$C_L = 5 \text{ pF}, R_L = 50 \Omega,$	1.1 V	>500	
			f _{in} = sine wave	1.4 V	>500	
			(see Figure 6)	1.65 V	>500	
				2.3 V	>500	
				0.8 V	-59	
			$C_L = 50 \text{ pF}, R_L = 600 \Omega,$	1.1 V	-59	
		Y or COM	f _{in} = 1 MHz (sine wave)	1.4 V	-59	dB
			(see Figure 7)	1.65 V	-59	
Crosstalk ⁽²⁾ between switches)	0014 1			2.3 V	-60	
	COM or Y			0.8 V	-55	
			$C_L = 5 \text{ pF}, R_L = 50 \Omega,$	1.1 V	-55	
			f _{in} = 1 MHz (sine wave)	1.4 V	-55	
			(see Figure 7)	1.65 V	-55	
				2.3 V	-55	
				0.8 V	0.56	
			$C_L = 50 \text{ pF}, R_L = 600 \Omega,$	1.1 V	0.68	
Crosstalk (control input to signal output)	INH	COM or Y	f _{in} = 1 MHz (square wave)	1.4 V	0.81	mV
(control input to signal output)			(see Figure 8)	1.65 V	0.93	
				2.3 V	1.5	
				0.8 V	-60	
			$C_L = 50 \text{ pF}, R_L = 600 \Omega,$	1.1 V	-60	
			f _{in} = 1 MHz (sine wave)	1.4 V	-60	
			(see Figure 9)	1.65 V	-60	
Feed-through attenuation (3)		.,		2.3 V	-60	
(switch OFF)	COM or Y	Y or COM		0.8 V	-59	dB
			C - 5 pE P - 600 O	1.1 V	-59	
			$C_L = 5 \text{ pF}, R_L = 600 \Omega,$ $f_{in} = 1 \text{ MHz (sine wave)}$	1.4 V	-59	
			(see Figure 9)	1.65 V	-59	
				2.3 V	-59	

 ⁽¹⁾ Adjust f_{in} voltage to obtain 0 dBm at output. Increase f_{in} frequency until dB meter reads -3 dB.
 (2) Adjust f_{in} voltage to obtain 0 dBm at input.
 (3) Adjust f_{in} voltage to obtain 0 dBm at input.



Analog Switch Characteristics (continued)

 $T_A = 25C$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V _{cc}	TYP	UNIT
		V 00M		0.8 V	6.19	
			$C_L = 50 \text{ pF}, R_L = 10 \text{ k}\Omega,$	1.1 V	0.39	
			f _{in} = 1 kHz (sine wave) (see Figure 10)	1.4 V	0.06	
				1.65 V	0.02	
Sine-wave distortion	COM or Y			2.3 V	0.01	%
Sine-wave distortion	COM OF Y	Y or COM		0.8 V	3.55	76
			$C_L = 50 \text{ pF}, R_L = 10 \text{ k}\Omega,$	1.1 V	0.38	
			f _{in} = 10 kHz (sine wave)	1.4 V	0.04	
			(see Figure 10)	1.65 V	0.02	
	<u> </u>			2.3 V	0.02	

Operating Characteristics

for INH input, $T_A = 25C$

	PARAMETER	TEST CONDITIONS	V _{CC} = 0.8 V TYP	V _{CC} = 1.2 V TYP	V _{CC} = 1.5 V TYP	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	UNIT
C _{pd}	Power dissipation capacitance	f = 10 MHz	3	3	3	3	3	pF

Operating Characteristics

for A input, $T_A = 25C$

PARAMETER		TEST CONDITIONS	V _{CC} = 0.8 V TYP	V _{CC} = 1.2 V TYP	V _{CC} = 1.5 V TYP	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	UNIT	
_	Power	Outputs enabled	f 40 MHz	5.5	5.5	5.5	5.5	5.5	, F
C _{pd}	capacitance	issipation $f = 1$	f = 10 MHz	0.5	0.5	0.5	0.5	0.5	pF

Submit Documentation Feedback






Figure 1. On-State Resistance Test Circuit




Figure 2. Typical r_{on} as a Function of Voltage (V_I) for $V_{I} = 0$ to V_{CC}






Figure 3. Off-State Switch Leakage-Current Test Circuit





Figure 4. On-State Switch Leakage-Current Test Circuit






TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

LOAD CIRCUIT

	INF	PUTS	V	V	_	_	V	
V _{CC}	V _I t _r /t _f		V _M	V _{LOAD}	CL	R _L	V_{Δ}	
0.8 V	V _{CC}	≤ 2 ns	V _{CC} /2	2×V _{CC}	15 pF	2 k Ω	0.1 V	
1.2 V \pm 0.1 V	V _{CC}	≤2 ns	V _{CC} /2	2×V _{CC}	15 pF	2 k Ω	0.1 V	
1.5 V \pm 0.1 V	V _{CC}	≤2 ns	V _{CC} /2	$2 \times V_{CC}$	15 pF	2 k Ω	0.1 V	
1.8 V ± 0.15 V	V _{CC}	≤ 2 ns	V _{CC} /2	2×V _{CC}	15 pF	2 k Ω	0.15 V	
2.5 V \pm 0.2 V	V _{CC}	≤2 ns	V _{CC} /2	$2 \times V_{CC}$	15 pF	2 k Ω	0.15 V	
1.8 V ± 0.15 V	V _{CC}	≤2 ns	V _{CC} /2	$2 \times V_{CC}$	30 pF	1 k Ω	0.15 V	
2.5 V \pm 0.2 V	V _{CC}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	500 Ω	0.15 V	



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, slew rate \geq 1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 5. Load Circuit and Voltage Waveforms

Copyright © 2003–2009, Texas Instruments Incorporated

Submit Documentation Feedback






Figure 6. Frequency Response (Switch On)




Figure 7. Crosstalk (Between Switches)






Figure 8. Crosstalk (Control Input, Switch Output)





Figure 9. Feedthrough (Switch Off)





$$\begin{split} &V_{CC} = 0.8 \text{ V, V}_I = 0.7 \text{ V}_{P\text{-P}} \\ &V_{CC} = 1.1 \text{ V, V}_I = 1 \text{ V}_{P\text{-P}} \\ &V_{CC} = 1.4 \text{ V, V}_I = 1.2 \text{ V}_{P\text{-P}} \\ &V_{CC} = 1.65 \text{ V, V}_I = 1.4 \text{ V}_{P\text{-P}} \\ &V_{CC} = 2.3 \text{ V, V}_I = 2 \text{ V}_{P\text{-P}} \end{split}$$

Figure 10. Sine-Wave Distortion



PACKAGE OPTION ADDENDUM

24-Aug-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AUC2G53DCTR	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	U53 Z	Samples
SN74AUC2G53DCTRE4	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	U53 Z	Samples
SN74AUC2G53DCUR	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 85	(U53Q, U53R)	Samples
SN74AUC2G53DCURG4	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	U53R	Samples
SN74AUC2G53YZPR	ACTIVE	DSBGA	YZP	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(U47, U4N)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

24-Aug-2018

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Nov-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUC2G53DCTR	SM8	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
SN74AUC2G53DCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74AUC2G53DCURG4	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74AUC2G53YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1

www.ti.com 23-Nov-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUC2G53DCTR	SM8	DCT	8	3000	182.0	182.0	20.0
SN74AUC2G53DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74AUC2G53DCURG4	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74AUC2G53YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0

DCT (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. Falls within JEDEC MO-187 variation DA.

DCT (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





DIE SIZE BALL GRID ARRAY



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



DCU (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES:

- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-187 variation CA.



DCU (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.