

TPS768xxQ

SLVS211L-JUNE 1999-REVISED JANUARY 2006


# FAST TRANSIENT RESPONSE, 1-A LOW-DROPOUT VOLTAGE REGULATORS


### **FEATURES**

ÈXAS

NSTRUMENTS www.ti.com

- Input Voltage Range: 2.7 V to 10 V
- Low-Dropout Voltage: 230 mV typical at 1 A (TPS76850)
- 2% Tolerance Over Specified Conditions for **Fixed-Output Versions**
- Open Drain Power Good (See TPS767xx for Power-On Reset With 200-ms Delay Option)
- Ultralow 85 µA Typical Quiescent Current
- Available in 1.5-V, 1.8-V, 2.5-V, 2.7-V, 2.8-V, . 3.0-V, 3.3-V, 5.0-V Fixed Output and Adjustable (1.2 V to 5.5 V) Versions
- **Fast Transient Response**
- **Thermal Shutdown Protection**
- SOIC-8 (D) and TSSOP-20 (PWP) Package





### DESCRIPTION

This device is designed to have a fast transient response and be stable with 10 µF capacitors. This combination provides high performance at a reasonable cost.

Since the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 230 mV at an output current of 1 A for the TPS76850) and is directly proportional to the output current. Additionally, because the PMOS pass element is a voltage-driven device, the guiescent current is very low and independent of output loading (typically 85 µA over the full range of output current, 0 mA to 1 A). These two key specifications yield a significant improvement in operating life for battery-powered systems. This LDO family also features a shutdown mode; applying a TTL high signal to  $\overline{EN}$  (enable) shuts down the regulator, reducing the quiescent current to less than 1  $\mu$ A at T<sub>1</sub> = 25°C.

Power good (PG) is an active high output, which can be used to implement a power-on reset or a low-battery indicator.




Figure 1. Typical Application Configuration (For Fixed Output Options)

A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### ORDERING INFORMATION<sup>(1)</sup>

PRODUCT	V <sub>OUT</sub> <sup>(2)</sup>
	<ul> <li>XX is nominal output voltage (for example, 28 = 2.8 V, 285 = 2.85 V, 01 = Adjustable).</li> <li>YYY is package designator.</li> <li>Z is package quantity.</li> </ul>

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

(2) Custom output voltages are available; minimum order quantities may apply. Contact factory for details and availability.

### ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

	VALUE
Input voltage range, VI <sup>(2)</sup>	–0.3 V to 13.5 V
Voltage range at EN	–0.3 V to V <sub>1</sub> + 0.3 V
Maximum PG voltage	16.5 V
Peak output current	Internally limited
Continuous total power dissipation	See Dissipation Rating Table
Output voltage, V <sub>O</sub> (OUT, FB)	7 V
Operating junction temperature range, T <sub>J</sub>	-40°C to +125°C
Storage temperature range, T <sub>stg</sub>	-65°C to +150°C
ESD rating, HBM	2 kV

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network terminal ground.

### **DISSIPATION RATING TABLE—FREE-AIR TEMPERATURES**

PACKAGE	AIR FLOW (CFM)	T <sub>A</sub> < +25°C POWER RATING	DERATING FACTOR ABOVE $T_A = +25^{\circ}C$	T <sub>A</sub> = +70°C POWER RATING	T <sub>A</sub> = +85°C POWER RATING
D	0	568.18 mW	5.6818 mW/°C	312.5 mW	227.27 mW
U	250	904.15 mW	9.0415 mW/°C	497.28 mW	361.66 mW
PWP <sup>(1)</sup>	0	3.1 W	30.7 mW/°C	1.7 W	1.2 W
	250	4.1 W	41.2 mW/°C	2.3 W	1.6 W

(1) This parameter is measured with the recommended copper heat sink pattern on a 4-layer, 5-in × 5-in PCB, 1 oz. copper, 4-in × 4-in coverage (4 in<sup>2</sup>).

### **RECOMMENDED OPERATING CONDITIONS**

	MIN	MAX	UNIT
Input voltage, V <sub>I</sub> <sup>(1)</sup>	2.7	10	V
Output voltage range, Vo	1.2	5.5	V
Output current, I <sub>O</sub> <sup>(2)</sup>	0	1.0	А
Operating junction temperature, T <sub>J</sub> <sup>(2)</sup>	-40	+125	°C

(1) Minimum  $V_{IN} = V_{OUT} + V_{DO}$  or 2.7 V, whichever is greater.

(2) Continuous current and operating junction temperature are limited by internal protection circuitry, but it is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.

### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range,  $V_I = V_{O(typ)} + 1 V$ ,  $I_O = 1 mA$ ,  $\overline{EN} = 0 V$ ,  $C_O = 10 \mu F$  (unless otherwise noted).


PARAN	IETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>OUT</sub> Ac	curacy		$\begin{array}{c} -40^{\circ}C \leq T_{J} \leq +125^{\circ}C, \ V_{O}+1 \ V \leq V_{IN} \leq 10V^{(1)}, \\ 10 \ \mu A \leq I_{O} \leq 1A \end{array}$	(0.98)V <sub>O</sub>	Vo	(1.02)V <sub>O</sub>	V	
Quiener	ent current (GND current) EN = (	<b>) / (</b> 1)	$10 \ \mu A < I_O < 1 \ A, \ T_J = +25^{\circ}C$		85		μA	
Quiesce	$\frac{1}{2} = 0$	JV (!)	$I_{O} = 1 \text{ A}, T_{J} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$			125	μA	
Output	voltage line regulation ( $\Delta V_O/V_O$ )	(1)(2)	$V_{O}$ + 1 V < $V_{I}$ $\leq$ 10 V, $T_{J}$ = +25°C		0.01		%/V	
Load re	gulation				3		mV	
Output	noise voltage (TPS76818)		BW = 200 Hz to 100 kHz, $C_0 = 10 \ \mu\text{F}$ , $I_C = 1 \text{ A}$ , $T_J = +25^{\circ}\text{C}$		55		μVrms	
Output	current limit		$V_0 = 0 V$	1.2	1.7	2	А	
Therma	I shutdown junction temperature	)			150		°C	
			$V_{\overline{EN}} = V_I, T_J = +25^{\circ}C, 2.7 \text{ V} < V_I < 10 \text{ V}$		1		μΑ	
Standby	andby current 3 pin current, I <sub>FB</sub> TPS76801		$V_{\overline{EN}} = V_I, T_J = -40^{\circ}C \text{ to } +125^{\circ}C,$ 2.7 V < V <sub>I</sub> < 10 V			10	μΑ	
FB pin o	current, I <sub>FB</sub>	TPS76801	V <sub>FB</sub> = 1.5 V		2		nA	
High-lev	n-level enable input voltage			1.7			V	
Low-lev	-level enable input voltage					0.9	V	
Power-s	oply ripple rejection <sup>(1)</sup>		$f = 1 \text{ kHz}, C_0 = 10 \mu\text{F}, T_J = +25^{\circ}\text{C}$		60		dB	
	Minimum input voltage for val	id PG	I <sub>O(PG)</sub> = 300 μA		1.1		V	
Power	Trip threshold voltage		V <sub>O</sub> decreasing	92		98	%V <sub>O</sub>	
Good	Hysteresis voltage		Measured at V <sub>O</sub>		0.5		%Vo	
(PG)	Output low voltage		$V_{I} = 2.7 V, I_{O(PG)} = 1 mA$		0.15	0.4	V	
	Leakage current		V <sub>(PG)</sub> = 5 V			1	μΑ	
Fnabla	nin ourrent (I)		$V_{\overline{EN}} = 0 V$	1	0	1	۵	
Enable	pin current (I <sub>EN</sub> )		$V_{\overline{EN}} = V_I$	1		1	μA	
		TDOZGODO	$I_0 = 1 \text{ A},  \text{T}_\text{J} = +25^\circ\text{C}$		500			
		19570020	$I_{O} = 1 \text{ A}, T_{J} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$			825		
		TPS76828	$I_0 = 1 \text{ A}, T_J = +25^{\circ}\text{C}$		450			
Dranaut	Dropout voltage <sup>(3)</sup>		$I_0 = 1 \text{ A}, T_J = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$			675	m\/	
ыорош			$I_{O} = 1 \text{ A}, T_{J} = +25^{\circ}\text{C}$		350		mV	
		12010033	$I_{O} = 1 \text{ A}, T_{J} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$			575	5	
		TDOTODEO	$I_{O} = 1 \text{ A},  \text{T}_{\text{J}} = +25^{\circ}\text{C}$		230			
	evel enable input voltage evel enable input voltage r-supply ripple rejection <sup>(1)</sup> Minimum input voltage for valid PG Trip threshold voltage Hysteresis voltage Output low voltage Leakage current e pin current (I <sub>EN</sub> ) TPS76828 TPS76830	122/0020	$I_0 = 1 \text{ A}, T_J = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$		380			


(1) Minimum IN operating voltage is 2.7 V or V<sub>O(typ)</sub> + 1 V, whichever is greater. Maximum IN voltage 10 V.

(2) If 
$$V_0 \le 1.8 \text{ V}$$
 then  $V_{\text{Imax}} = 10 \text{ V}$ ,  $V_{\text{Imin}} = 2.7 \text{ V}$ :  
Line Reg. (mV) =  $(\%/\text{V}) \times V_0 \frac{(V_{\text{Imax}} - 2.7\text{V})}{100} \times 1000$   
If  $V_0 \ge 2.5 \text{ V}$  then  $V_{\text{V}} = 10 \text{ V}$ ,  $V_{\text{V}} = 10 \text{ V}$ ,  $V_{\text{V}} = 10 \text{ V}$ ,  $V_{\text{Imax}} = 10 \text{ V}$ ,  $V_{\text{V}} = 10 \text{ V}$ ,  $V_{\text{Imax}} = 10 \text{ V}$ ,  $V_{\text{V}} = 10 \text{ V}$ ,  $V_{\text{Imax}} = 10 \text{ V}$ ,  $V_{\text{V}} = 10 \text{ V}$ ,  $V_{\text{Imax}} = 10 \text{ V}$ ,  $V_{\text{Ima$ 

(3) IN voltage equals V<sub>O</sub>(typ) – 100 mV; TPS76801 output voltage set to 3.3 V nominal with external resistor divider. TPS76815, TPS76818, TPS76825, and TPS76827 dropout voltage limited by input voltage range limitations (that is, TPS76830 input voltage must drop to 2.9 V for the purpose of this test).









**Terminal Functions** 

NAME	SOIC-8 (D) PIN NO.	TSSOP-20 (PWP) PIN NO.	DESCRIPTION
GND	1	3	Regulator ground
GND/HSINK	—	1, 2, 9-12, 19, 20	Regulator ground and heatsink
NC	—	4, 8, 17, 18	No connect
ĒN	2	5	Enable input
IN	3, 4	6, 7	Input voltage
OUT	5, 6	13, 14	Regulated output voltage
FB/NC	7	15	Feedback input voltage for adjustable device (no connect for fixed options)
PG	8	16	PG output











### TEXAS INSTRUMENTS www.ti.com

**TYPICAL CHARACTERISTICS (continued)** 




### **TYPICAL CHARACTERISTICS (continued)**



### **TYPICAL CHARACTERISTICS (continued)**

-ij


Texas INSTRUMENTS www.ti.com





### **TYPICAL CHARACTERISTICS (continued)**

Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to  $C_0$ .



### **APPLICATION INFORMATION**

The TPS768xxQ family includes eight fixed-output voltage regulators (1.5 V, 1.8 V, 2.5 V, 2.7 V, 2.8 V, 3.0 V, 3.3 V, and 5.0 V), and offers an adjustable device, the TPS76801 (adjustable from 1.2 V to 5.5 V).

### **DEVICE OPERATION**

The TPS768xxQ features very low quiescent current, which remains virtually constant even with varying loads. Conventional LDO regulators use a PNP pass element, the base current of which is directly proportional to the load current through the regulator ( $I_B = I_C/\beta$ ). The TPS768xxQ uses a PMOS transistor to pass current; because the gate of the PMOS is voltage driven, operating current is low and invariable over the full load range.

Another pitfall associated with the PNP-pass element is its tendency to saturate when the device goes into dropout. The resulting drop in  $\beta$  forces an increase in I<sub>B</sub> to maintain the load. During power up, this translates to large start-up currents. Systems with limited supply current may fail to start up. In battery-powered systems, it means rapid battery discharge when the voltage decays below the minimum required for regulation. The TPS768xxQ quiescent current remains low even when the regulator drops out, eliminating both problems.

The TPS768xxQ family also features a shutdown mode that places the output in the high-impedance state (essentially equal to the feedback-divider resistance) and reduces quiescent current to 2  $\mu$ A. If the shutdown feature is not used, EN should be tied to ground.

### MINIMUM LOAD REQUIREMENTS

The TPS768xxQ family is stable even at zero load; no minimum load is required for operation.

### FB - PIN CONNECTION (ADJUSTABLE VERSION ONLY)

The FB pin is an input pin to sense the output voltage and close the loop for the adjustable option. The output voltage is sensed through a resistor divider network to close the loop as shown in Figure 27. Normally, this connection should be as short as possible; however, the connection can be made near a critical circuit to improve performance at that point. Internally, FB connects to a high-impedance wide-bandwidth amplifier and noise pickup feeds through to the regulator output. Routing the FB connection to minimize/avoid noise pickup is essential.

### EXTERNAL CAPACITOR REQUIREMENTS

An input capacitor is not usually required; however, a ceramic bypass capacitor (0.047  $\mu$ F or larger) improves load transient response and noise rejection if the TPS768xxQ is located more than a few inches from the power supply. A higher-capacitance electrolytic capacitor may be necessary if large (hundreds of milliamps) load transients with fast rise times are anticipated.

Like all low dropout regulators, the TPS768xxQ requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance value is 10  $\mu$ F and the ESR (equivalent series resistance) must be between 60 m $\Omega$  and 1.5  $\Omega$ . Capacitor values 10  $\mu$ F or larger are acceptable, provided the ESR is less than 1.5 $\Omega$ . Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described above.

(1)

(2)

SLVS211L-JUNE 1999-REVISED JANUARY 2006

### **APPLICATION INFORMATION (continued)**




Figure 26. Typical Application Circuit (Fixed Versions)

The output voltage of the TPS76801 adjustable regulator is programmed using an external resistor divider as shown in Figure 27. The output voltage is calculated using:


$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right)$$

where:

V<sub>ref</sub> = 1.1834 V typ (the internal reference voltage)

Resistors R1 and R2 should be chosen for approximately 50- $\mu$ A divider current. Lower value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 = 30.1 k\Omegato set the divider current at 50  $\mu$ A and then calculate R1 using:

$$R1 = \left(\frac{V_{O}}{V_{ref}} - 1\right) \times R2$$



OUTPUT VOLTAGE
PROGRAMMING GUIDE

OUTPUT VOLTAGE	R1	R2	UNIT		
2.5 V	33.2	30.1	kΩ		
3.3 V	53.6	30.1	kΩ		
3.6 V	61.9	30.1	kΩ		
4.75 V	90.8	30.1	kΩ		

Figure 27. TPS76801 Adjustable LDO Regulator Programming

### **POWER-GOOD INDICATOR**

The TPS768xxQ features a power-good (PG) output that can be used to monitor the status of the regulator. The internal comparator monitors the output voltage: when the output drops to between 92% and 98% of its nominal regulated value, the PG output transistor turns on, taking the signal low. The open-drain output requires a pullup resistor. If not used, it can be left floating. PG can be used to drive power-on reset circuitry or used as a low-battery indicator. PG does not assert itself when the regulated output voltage falls out of the specified 2% tolerance, but instead reports an output voltage low, relative to its nominal regulated value.

### **APPLICATION INFORMATION (continued)**

### **REGULATOR PROTECTION**

The TPS768xxQ PMOS-pass transistor has a built-in back diode that conducts reverse currents when the input voltage drops below the output voltage (for example, during power-down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS768xxQ also features internal current limiting and thermal protection. During normal operation, the TPS768xxQ limits output current to approximately 1.7 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds +150°C (typ), thermal-protection circuitry shuts it down. Once the device has cooled below +130°C (typ), regulator operation resumes.

### POWER DISSIPATION AND JUNCTION TEMPERATURE

Specified regulator operation is assured to a junction temperature of +125°C; the maximum junction temperature should be restricted to +125°C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation,  $P_D$ max, and the actual dissipation,  $P_D$ , which must be less than or equal to  $P_D$ max.

The maximum-power-dissipation limit is determined using the following equation:

$$P_{D} \max = \frac{T_{J} \max - T_{A}}{R_{\theta J A}}$$
(3)

Where:

- T<sub>J</sub>max is the maximum allowable junction temperature.
- R<sub>0JA</sub> is the thermal resistance junction-to-ambient for the package; that is, 172°C/W for the 8-pin SOIC (D) and 32.6°C/W for the 20-pin TSSOP (PWP) with no airflow.
- T<sub>A</sub> is the ambient temperature.

The regulator dissipation is calculated using:

$$\mathsf{P}_{\mathsf{D}} = \left(\mathsf{V}_{\mathsf{I}} - \mathsf{V}_{\mathsf{O}}\right) \times \mathsf{I}_{\mathsf{O}}$$

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation will trigger the thermal protection circuit.

(4)



6-Feb-2020

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type		Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS76801QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76801	Samples
TPS76801QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76801	Samples
TPS76801QDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76801	Samples
TPS76801QPWP	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76801	Samples
TPS76801QPWPG4	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76801	Samples
TPS76801QPWPR	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76801	Samples
TPS76801QPWPRG4	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76801	Samples
TPS76815QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76815	Samples
TPS76815QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76815	Samples
TPS76815QPWP	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76815	Samples
TPS76815QPWPR	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76815	Samples
TPS76818QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76818	Samples
TPS76818QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76818	Samples
TPS76818QDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76818	Samples
TPS76818QPWP	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76818	Samples
TPS76818QPWPR	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76818	Samples
TPS76825QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76825	Samples



### PACKAGE OPTION ADDENDUM

6-Feb-2020

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
TPS76825QDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76825	Sample
TPS76825QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76825	Sample
TPS76825QPWP	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76825	Sample
TPS76825QPWPR	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76825	Sample
TPS76825QPWPRG4	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76825	Sample
TPS76827QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76827	Sample
TPS76828QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76828	Sample
TPS76830QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76830	Sample
TPS76830QPWP	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76830	Sample
TPS76833QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76833	Sample
TPS76833QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76833	Sample
TPS76833QDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76833	Sample
TPS76833QPWP	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76833	Sample
TPS76833QPWPG4	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76833	Sample
TPS76833QPWPR	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76833	Sample
TPS76833QPWPRG4	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76833	Sample
TPS76850QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76850	Sample
TPS76850QDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76850	Sample



6-Feb-2020

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS76850QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76850	Samples
TPS76850QPWP	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76850	Samples
TPS76850QPWPR	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76850	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

### PACKAGE OPTION ADDENDUM

6-Feb-2020

#### OTHER QUALIFIED VERSIONS OF TPS768 :

• Automotive: TPS768-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


# PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS76801QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS76801QPWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS76815QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS76815QPWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS76818QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS76818QPWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS76825QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS76825QPWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS76833QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS76833QPWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS76850QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS76850QPWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

20-Feb-2019



*All dimensions are nominal	1						1
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS76801QDR	SOIC	D	8	2500	367.0	367.0	35.0
TPS76801QPWPR	HTSSOP	PWP	20	2000	350.0	350.0	43.0
TPS76815QDR	SOIC	D	8	2500	350.0	350.0	43.0
TPS76815QPWPR	HTSSOP	PWP	20	2000	350.0	350.0	43.0
TPS76818QDR	SOIC	D	8	2500	350.0	350.0	43.0
TPS76818QPWPR	HTSSOP	PWP	20	2000	350.0	350.0	43.0
TPS76825QDR	SOIC	D	8	2500	350.0	350.0	43.0
TPS76825QPWPR	HTSSOP	PWP	20	2000	350.0	350.0	43.0
TPS76833QDR	SOIC	D	8	2500	350.0	350.0	43.0
TPS76833QPWPR	HTSSOP	PWP	20	2000	350.0	350.0	43.0
TPS76850QDR	SOIC	D	8	2500	350.0	350.0	43.0
TPS76850QPWPR	HTSSOP	PWP	20	2000	350.0	350.0	43.0

# D0008A



# **PACKAGE OUTLINE**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



# D0008A

# **EXAMPLE BOARD LAYOUT**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## D0008A

# **EXAMPLE STENCIL DESIGN**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)


8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



PWP (R-PDSO-G20)

PowerPAD<sup>™</sup> PLASTIC SMALL OUTLINE



All linear dimensions are in millimeters. NOTES: Α.

- Β. This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side. C.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D.
- Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




# PWP (R-PDSO-G20) PowerPAD<sup>™</sup> SMALL PLASTIC OUTLINE

#### THERMAL INFORMATION

This PowerPAD<sup>™</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).


For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



PowerPAD is a trademark of Texas Instruments





NOTES:

- This drawing is subject to change without notice. Β.
- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad. C.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D. Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




# PWP (R-PDSO-G20) PowerPAD<sup>™</sup> SMALL PLASTIC OUTLINE

#### THERMAL INFORMATION

This PowerPAD<sup>™</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



PowerPAD is a trademark of Texas Instruments



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated