www.ti.com

16-BIT TO 8-BIT SPDT GIGABIT LAN SWITCH WITH LED SWITCH AND ENHANCED ESD PROTECTION

FEATURES


- Wide Bandwidth (BW = 950 MHz Typ)
- Low Crosstalk (X_{TALK} = -37 dB Typ)
- Low Bit-to-Bit Skew (t_{sk(o)} = 100 ps Max)
- Low and Flat ON-State Resistance (r_{on} = 4 Ω Typ, r_{on(flat)} = 0.5 Ω Typ)
- Low Input/Output Capacitance (C_{ON} = 8 pF Typ)
- Rail-to-Rail Switching on Data I/O Ports (0 to 3.6 V)
- V_{CC} Operating Range From 3 V to 3.6 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

- ESD Performance
 - 8-kV IEC61000-4-2, Contact Discharge on Switch IOs
 - 3-kV Human Body Model Per JESD22-A114E
 - 14-kV Human Body Model (Switch Pins to GND)

APPLICATIONS

- 10/100/1000 Base-T Signal Switching
- Differential (LVDS, LVPECL) Signal Switching
- Audio/Video Switching
- Hub and Router Signal Switching

RHU PACKAGE (TOP VIEW)



N.C. - Not internally connected



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



DESCRIPTION/ORDERING INFORMATION

The TS3L500AE is a 16-bit to 8-bit multiplexer/demultiplexer LAN switch with a single select (SEL) input. SEL controls the data path of the multiplexer/demultiplexer. The device provides additional I/Os for switching status indicating LED signals and includes high ESD protection.

The device provides a low and flat ON-state resistance (r_{on}) and an excellent ON-state resistance match. Low input/output capacitance, high bandwidth, low skew, and low crosstalk among channels make this device suitable for various LAN applications, such as 10/100/1000 Base-T.

This device can be used to replace mechanical relays in LAN applications. It also can be used to route signals from a 10/100 Base-T ethernet transceiver to the RJ-45 LAN connectors in laptops or in docking stations.

ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾ . ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 85°C	TQFN – RHU	Tape and reel	TS3L500AERHUR	TK500AE	

- (1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

FUNCTION TABLE


INPUT SEL	INPUT/OUTPUT A _n	FUNCTION
L	nB ₁	$A_n = nB_1$, $LED_x = XLED_1$
Н	nB_2	$A_n = nB_2$, $LED_x = XLED_2$

PIN DESCRIPTION

NAME	DESCRIPTION
A _n	Data I/Os
nB _m	Data I/Os
SEL	Select input
LED _x	LED I/O port
XLED _m	LED I/O port



LOGIC DIAGRAM (POSITIVE LOGIC)





ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

					MIN	MAX	UNIT
V_{CC}	Supply voltage range				-0.5	4.6	V
V_{IN}	Control input voltage range ⁽²⁾⁽³⁾				-0.5	7	V
V _{I/O}	Switch I/O voltage range ⁽²⁾⁽³⁾⁽⁴⁾				-0.5	7	V
I_{IK}	Control input clamp current	V _{IN}	< 0			-50	mA
I _{I/OK}	I/O port clamp current	V _{I/O}	< 0			-50	mA
$I_{I/O}$	ON-state switch current (5)					±128	mA
	Continuous current through V _{DD} or GND					±100	mA
θ_{JA}	Package thermal impedance (6)					31.8	°C/W
T _{stg}	Storage temperature range				-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground, unless otherwise specified.

(4) V_I and V_O are used to denote specific conditions for V_{I/O}.

(5) I_{l} and I_{O} are used to denote specific conditions for $I_{l/O}$.

RECOMMENDED OPERATING CONDITIONS(1)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	3	3.6	V
V_{IH}	High-level control input voltage (SEL)	2	5.5	V
V_{IL}	Low-level control input voltage (SEL)	0	0.8	V
VI	Input voltage (SEL)	0	5.5	V
$V_{I/O}$	Input/output voltage	0	V_{CC}	V
T_A	Operating free-air temperature	-40	85	°C

 All unused control inputs of the device must be held at V_{DD} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

⁽³⁾ The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽⁶⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

www.ti.com

ELECTRICAL CHARACTERISTICS

for 1000 Base-T Ethernet switching over recommended operating free-air temperature range, V_{DD} = 3.3 V ± 0.3 V (unless otherwise noted)

PAR	AMETER		TEST CONDI	TIONS ⁽¹⁾		MIN	TYP ⁽²⁾	MAX	UNIT
V_{IK}	SEL	$V_{CC} = 3.6 \text{ V},$	$I_{IN} = -18 \text{ mA}$				-0.7	-1.2	V
I _{IH}	SEL	V _{CC} = 3.6 V,	$V_{IN} = V_{DD}$			±1	μΑ		
I _{IL}	SEL	$V_{CC} = 3.6 \text{ V},$	$V_{IN} = GND$	V _{IN} = GND				±1	μΑ
I _{OFF}	SEL	$V_{CC} = 0 V$,	$V_{IN} = 0 \text{ to } 3.6 \text{ V}$			±1	μΑ		
Icc		V _{CC} = 3.6 V,	$I_{I/O} = 0,$	Switch ON or OF	F		250	600	μΑ
C _{IN}	SEL	f = 1 MHz,	V _{IN} = 0				2	2.5	pF
C _{OFF}	B port	$V_I = 0$,	f = 1 MHz,	Outputs open,	Switch OFF		3	4	pF
C _{ON}		$V_I = 0$,	f = 1 MHz,	Outputs open,	Switch ON		9	9.8	pF
r _{on}		$V_{CC} = 3 V$,	$1.5 \text{ V} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{CC}},$	$I_O = -40 \text{ mA}$			4	8	Ω
r _{on(flat)} (3)		V _{CC} = 3 V,	$V_I = 1.5 \text{ V} \text{ and } V_{CC}$	$I_O = -40 \text{ mA}$			0.7		Ω
$\Delta r_{on}^{(4)}$		$V_{CC} = 3 V$,	$1.5 \text{ V} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{CC}},$	$I_O = -40 \text{ mA}$			0.2	1.2	Ω

- $V_{I},\,V_{O},\,I_{I},\,$ and I_{O} refer to I/O pins. V_{IN} refers to the control inputs. All typical values are at $V_{DD}=3.3$ V (unless otherwise noted), $T_{A}=25^{\circ}C.$ $r_{on(flat)}$ is the difference of r_{on} in a given channel at specified voltages. Δr_{on} is the difference of r_{on} from center (A4, A5) ports to any other port.

ELECTRICAL CHARACTERISTICS

for 10/100 Base-T Ethernet switching over recommended operating free-air temperature range, V_{DD} = 3.3 V ± 0.3 V (unless otherwise noted)

PAR	AMETER		TEST CO	NDITIONS ⁽¹⁾		MIN	TYP ⁽²⁾	MAX	UNIT
V_{IK}	SEL	$V_{CC} = 3.6 \text{ V},$	$I_{IN} = -18 \text{ mA}$	$I_{IN} = -18 \text{ mA}$				-1.2	V
I _{IH}	SEL	$V_{CC} = 3.6 \text{ V},$	$V_{IN} = V_{DD}$	$V_{IN} = V_{DD}$					μΑ
I _{IL}	SEL	$V_{CC} = 3.6 \text{ V},$	$V_{IN} = GND$			±1	μΑ		
I _{OFF}	SEL	$V_{CC} = 0 V$,	$V_{IN} = 0 \text{ to } 3.6 \text{ V}$			±1	μΑ		
I _{CC}		$V_{CC} = 3.6 \text{ V},$	$I_{I/O} = 0$,	Switch ON or OFF			250	600	μΑ
C _{IN}	SEL	f = 1 MHz,	$V_{IN} = 0$				2	2.5	pF
C _{OFF}	B port	$V_I = 0$,	f = 1 MHz,	Outputs open,	Switch OFF		3	4	pF
C _{ON}		$V_I = 0$,	f = 1 MHz,	Outputs open,	Switch ON		9	9.8	pF
r _{on}		$V_{CC} = 3 V$,	$1.25 \text{ V} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{CC}},$	$I_O = -10 \text{ mA to } -30 \text{ mA}$			4	6	Ω
r _{on(flat)}	3)	$V_{CC} = 3 V$,	V_I = 1.25 V and V_{CC} ,	$I_O = -10 \text{ mA to } -30 \text{ mA}$			0.5		Ω
$\Delta r_{on}^{(4)}$		$V_{CC} = 3 V$,	$1.25 \text{ V} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{CC}},$	$I_O = -10 \text{ mA to } -30 \text{ mA}$			0.4	1	Ω

- $V_{I},\,V_{O},\,I_{I},\,$ and I_{O} refer to I/O pins. V_{IN} refers to the control inputs. All typical values are at $V_{DD}=3.3$ V (unless otherwise noted), $T_{A}=25^{\circ}C.$ $r_{on(flat)}$ is the difference of r_{on} in a given channel at specified voltages. Δr_{on} is the difference of r_{on} from center (A4, A5) ports to any other port.



SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, V_{DD} = 3.3 V ± 0.3 V, R_L = 200 Ω , C_L = 10 pF (unless otherwise noted) (see Figures 4 and 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{pd} (2)	A or B	B or A		0.25		ns
t _{PZH} , t _{PZL}	SEL	A or B	0.5		15	ns
t _{PHZ} , t _{PLZ}	SEL	A or B	0.9		9	ns
t _{sk(o)} (3)	A or B	B or A		50	100	ps
t _{sk(p)} (4)				50	100	ps

- All typical values are at $V_{DD} = 3.3 \text{ V}$ (unless otherwise noted), $T_A = 25^{\circ}\text{C}$. The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).
- Output skew between center port (A₄ to A₅) to any other port
- Skew between opposite transitions of the same output in a given device |t_{PHL} t_{PLH}|

DYNAMIC CHARACTERISTICS


over recommended operating free-air temperature range, V_{DD} = 3.3 V ± 0.3 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS							
X _{TALK}	$R_L = 100 \Omega$,	f = 250 MHz,	See Figure 8	-37	dB				
O _{IRR}	$R_L = 100 \Omega$,	f = 250 MHz,	See Figure 9	-37	dB				
BW	$R_L = 100 \Omega$	See Figure 7		950	MHz				

(1) All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_A = 25°C.



OPERATING CHARACTERISTICS







Figure 1. Gain vs Frequency









Figure 3. Crosstalk vs Frequency


Figure 4. r_{on} (Ω) vs V_{com} (V)



PARAMETER MEASUREMENT INFORMATION (Enable and Disable Times)



TEST	V _{CC}	S1	R_L	V _{in}	CL	$oldsymbol{V}_\Delta$
t _{PLZ} /t _{PZL}	3.3 V \pm 0.3 V	2×V _{CC}	200 Ω	GND	10 pF	0.3 V
t _{PHZ} /t _{PZH}	3.3 V ± 0.3 V	GND	200 Ω	v _{cc}	10 pF	0.3 V




NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{O} = 50 Ω , $t_{f} \leq$ 2.5 ns. $t_{f} \leq$ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.


Figure 5. Test Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION (Skew)



TEST	V _{CC}	S1	R _L	V _{in}	CL
t _{sk(o)}	3.3 V ± 0.3 V	Open	200 Ω	V _{CC} or GND	10 pF
t _{sk(p)}	3.3 V ± 0.3 V	Open	200 Ω	V _{CC} or GND	10 pF




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 6. Test Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION



A. C_L includes probe and jig capacitance.

Figure 7. Test Circuit for Frequency Response (BW)


Frequency response is measured at the output of the ON channel. For example, when $V_{SEL}=0$ and A_0 is the input, the output is measured at $0B_1$. All unused analog I/O ports are left open.

HP8753ES Setup

Average = 4 RBW = 3 kHz $V_{BIAS} = 0.35 V$ ST = 2 s P1 = 0 dBM



PARAMETER MEASUREMENT INFORMATION (continued)



- A. C_L includes probe and jig capacitance.
- B. A 50-Ω termination resistor is needed to match the loading of the network analyzer.

Figure 8. Test Circuit for Crosstalk (X_{TALK})

Crosstalk is measured at the output of the nonadjacent ON channel. For example, when $V_{SEL} = 0$ and A_1 is the input, the output is measured at A_3 . All unused analog input (A) ports are connected to GND, and output (B) ports are left open.

HP8753ES Setup

Average = 4

RBW = 3 kHz


 $V_{BIAS} = 0.35 V$

ST = 2 s

P1 = 0 dBM



PARAMETER MEASUREMENT INFORMATION (continued)



- C_L includes probe and jig capacitance.
- B. A 50-Ω termination resistor is needed to match the loading of the network analyzer.

Figure 9. Test Circuit for OFF Isolation (OIRR)

OFF isolation is measured at the output of the OFF channel. For example, when $V_{SEL} = GND$ and A_1 is the input, the output is measured at $1B_2$. All unused analog input (A) ports are connected to ground, and output (B) ports are left open.

HP8753ES Setup

Average = 4

RBW = 3 kHz

 $V_{BIAS} = 0.35 V$

ST = 2 s

P1 = 0 dBM



PACKAGE OPTION ADDENDUM

6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TS3L500AERHUR	ACTIVE	WQFN	RHU	56	2000	Green (RoHS & no Sb/Br)	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	TK500AE	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3L500AERHUR	WQFN	RHU	56	2000	330.0	24.4	5.3	11.3	1.0	12.0	24.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TS3L500AERHUR	WQFN	RHU	56	2000	346.0	346.0	35.0	

RHU (R-PWQFN-N56)

PLASTIC QUAD FLATPACK NO-LEAD



Notes:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.
 - The Pin 1 identifiers are either a molded, marked, or metal feature.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.
- F. JEDEC MO-220 package registration is pending.



RHU (R-PWQFN-N56)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters

RHU (R-PWQFN-N56)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated