











SLVSBL3B - NOVEMBER 2012-REVISED FEBRUARY 2016

TPS22930

TPS22930 Ultra Small, Low On-Resistance Load Switch With Controlled Turn-on

Features

- Integrated Single Channel Load Switch
- Ultra Small Four Terminal Wafer-Chip-Scale Package (Nominal Dimensions Shown, See Addendum for Details
 - 0.9 mm × 0.9 mm, 0.5 mm Pitch, 0.5 mm Height (YZV)
- Input Voltage Range: 1.4 V to 5.5 V
- Ultra Low RON Resistance
 - R_{ON} = 35 m Ω at V_{IN} = 5 V
 - R_{ON} = 36 mΩ at V_{IN} = 3.6 V
 - R_{ON} = 49 m Ω at V_{IN} = 1.8 V
- 2 A Maximum Continuous Switch Current
- Low Quiescent Current (< 3 μA)
- Low Control Input Threshold Enables Use of 1.2 V/1.8 V/2.5 V/3.3 V Logic
- Controlled Slew Rate
- **Under Voltage Lockout**
- Reverse Current Protection When Disabled

Applications

- Smartphone / Wireless Handsets
- Portable Industrial / Medical Equipment
- Portable Media Players
- Point of Sales Terminals
- **GPS Navigation Devices**
- **Digital Cameras**
- Portable Instrumentation

3 Description

The TPS22930 is a small, low R_{ON} load switch with controlled turn on. The device contains a P-channel MOSFET that can operate over an input voltage range of 1.4 V to 5.5 V. The switch is controlled by an on/off input (ON), which is capable of interfacing directly with low-voltage control signals. TPS22930 is active high enable.

The TPS22930 device provides circuit breaker functionality by disabling the body diode during reverse voltage (also known as reverse current) situations. Reverse current protection is active only when the power-switch is disabled (off). The device disengages the body diode when the output voltage (V_{OUT}) is driven higher than the input (V_{IN}) to stop the flow of current towards the input side of the switch. Additionally, under-voltage lockout (UVLO) protection turns the switch off if the input voltage is too low.

The slew rate of the device is internally controlled in order to avoid inrush current.

The TPS22930 is available in an ultra-small, spacesaving 4-pin CSP package and is characterized for operation over the free-air temperature range of -40°C to 85°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (MAX)		
TPS22930	DSBGA (4)	0.92 mm × 0.92 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic






Table of Contents


1	Features 1		9.2 Functional Block Diagram	12
2	Applications 1		9.3 Feature Description	
3	Description 1		9.4 Device Functional Modes	13
4	Simplified Schematic	10	Application and Implementation	14
5	Revision History2		10.1 Application Information	14
6	Pin Configuration and Functions		10.2 Typical Application	14
7	Specifications	11	Power Supply Recommendations	15
•	7.1 Absolute Maximum Ratings	12	Layout	15
	7.2 ESD Ratings		12.1 Layout Guidelines	15
	7.3 Recommended Operating Conditions		12.2 Layout Example	16
	7.4 Thermal Information		12.3 Thermal Considerations	16
	7.5 Electrical Characteristics	13	Device and Documentation Support	17
	7.6 Switching Characteristics6		13.1 Community Resources	17
	7.7 Typical Characteristics6		13.2 Trademarks	17
8	Parameter Measurement Information 11		13.3 Electrostatic Discharge Caution	17
9	Detailed Description 12		13.4 Glossary	17
•	9.1 Overview	14	Mechanical, Packaging, and Orderable Information	17

5 Revision History

CI	hanges from Revision A (June 2015) to Revision B	Page
•	Made changes to Pin Configuration and Functions	1
CI	hanges from Original (November 2012) to Revision A	Page
•	Removed Ordering Information table.	1
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and	



6 Pin Configuration and Functions



Pin Assignments

Α	VOUT	VIN
В	GND ON	
	1	2

Pin Functions

	PIN		DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
A1	VOUT	0	Switch output.
A2	VIN	I	Switch input. Input bypass capacitor recommended for minimizing V _{IN} dip during transients.
B1	GND	_	Device ground.
B2	ON	I	Switch control input, active high. Do no leave floating.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)(2)

		MIN	MAX	UNIT
V_{IN}	Input voltage	-0.3	6	V
V_{OUT}	Output voltage	-0.3	6	V
V_{ON}	Input voltage	-0.3	6	V
I_{MAX}	Maximum continuous switch current		2	Α
I _{PLS}	Maximum pulsed switch current, pulse ≤1ms, 25% duty cycle		2.5	Α
T _A	Operating free-air temperature (3)	-40	85	°C
T_{J}	Maximum junction temperature		150	°C
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ All voltage values are with respect to network ground terminal.

⁽³⁾ In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature $[T_{A(max)}]$ is dependent on the maximum operating junction temperature $[T_{J(max)}]$, the maximum power dissipation of the device in the application $[P_{D(max)}]$, and the junction-to-ambient thermal resistance of the part/package in the application $(R_{\theta JA})$, as given by the following equation: $T_{A(max)} = T_{J(max)} - (R_{\theta JA} \times P_{D(max)})$



7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MI	N MAX	UNIT
V_{IN}	Input voltage range		1.0	4 5.5	V
V _{ON}	ON voltage range		0	5.5	V
V _{OUT}	Output voltage range		0	V _{IN}	V
.,	High level in actual to the second	V _{IN} = 3.61 V to 5.5 V	1.	1 5.5	.,
V _{IH}	High-level input voltage, ON	V _{IN} = 1.4 V to 3.6V	1.	1 5.5	V
.,	Law lawal input waltana CNI	V _{IN} = 3.61 V to 5.5 V	0	0.6	.,
V_{IL}	Low-level input voltage, ON	V _{IN} = 1.4 V to 3.6 V	0	0.4	V
C _{IN}	Input capacitor		1(1)	μF

⁽¹⁾ Refer to Application Information section.

7.4 Thermal Information

		TPS22930		
	THERMAL METRIC ⁽¹⁾	YZV (DSBGA)	UNIT	
		4 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	189.1	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	1.9	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	36.8	°C/W	
ΨЈТ	Junction-to-top characterization parameter	11.3	°C/W	
ΨЈВ	Junction-to-board characterization parameter	36.8	°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	-	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.



7.5 Electrical Characteristics

Unless otherwise note, the specification in the following table applies over the operating ambient temperature $-40^{\circ}\text{C} \leq T_{A} \leq 85^{\circ}\text{C}$ (Full). Typical values are for $T_{A} = 25^{\circ}\text{C}$.


	PARAMETER	TEST CONDIT	TIONS	TA	MIN TYP	MAX	UNIT
POWER SUI	PPLIES AND CURRENTS						
		I _{OUT} = 0 V, V _{IN} = V _{ON} = 5.25 V	1		2.3	10	
		I _{OUT} = 0 V, V _{IN} = V _{ON} = 4.2 V			2.2	7	
I _{IN}	Quiescent current	I _{OUT} = 0 V, V _{IN} = V _{ON} = 3.6 V		Full	2.1	7	μΑ
		I _{OUT} = 0 V, V _{IN} = V _{ON} = 2.5 V			1.0	5	
		I _{OUT} = 0 V, V _{IN} = V _{ON} = 1.5 V			0.8	5	
		V _{OUT} = Open, V _{IN} = 5.25 V, V _O	_{ON} = 0 V		0.3	10	
		V _{OUT} = Open, V _{IN} = 4.2 V, V _{ON}	_V = 0 V		0.2	7	
I _{IN(off)}	Off supply current	V _{OUT} = Open, V _{IN} = 3.6 V, V _{ON}	_V = 0 V	Full	0.2	7	μΑ
		V _{OUT} = Open, V _{IN} = 2.5 V, V _{ON}	_N = 0 V		0.1	5	
		V _{OUT} = Open, V _{IN} = 1.5 V, V _{ON}	_V = 0 V		0.1	5	
		V _{OUT} = 0 V, V _{IN} = 5.25 V, V _{ON}	= 0 V		0.8	10	
	Leakage current	V _{OUT} = 0 V, V _{IN} = 4.2 V, V _{ON} =	= 0 V		0.2	7	
I _{IN(leak)}		V _{OUT} = 0 V, V _{IN} = 3.6 V, V _{ON} = 0 V		Full	0.2	7	μA
		V _{OUT} = 0 V, V _{IN} = 2.5 V, V _{ON} = 0 V			0.1	5	
		V _{OUT} = 0 V, V _{IN} = 1.5 V, V _{ON} = 0 V			0.1	5	
I _{ON}	ON pin input leakage current	V _{ON} = 5.5 V		Full		0.5	
I _{RCP(leak)}	Reverse leakage current	$V_{IN} = V_{ON} = GND, V_{OUT} = 5 V_{IN}$ measured from V_{IN}	1	Full		2	μA
111/10	Llodom rolto do lo okout	V _{IN} increasing, VON = 3.6 V, IOUT = -100 mA		E.J.		1.2	
UVLO	Undervoltage lockout	V _{IN} decreasing, VON = 3.6 V,	IOUT = -100 mA	Full	0.5		
RESISTANC	E CHARACTERISTICS	•					
			V 50V	25°C	35	44	
			V _{IN} = 5.0 V	Full		50	
			V _{IN} = 4.2 V	25°C	35	44	1
			V _{IN} = 4.2 V	Full		50	
			V 26V	25°C	36	44	
D	ON state registance	1 200 mA	V _{IN} = 3.6 V	Full		50	O
R _{ON}	ON-state resistance	$I_{OUT} = -200 \text{ mA}$	V 25V	25°C	39	44	mΩ
			V _{IN} = 2.5 V	Full		50	
			V = 1.9.V	25°C	49	55	
			V _{IN} = 1.8 V	Full		62	
			V 4.5.V	25°C	59	66	
			V _{IN} = 1.5 V	Full		74	



7.6 Switching Characteristics

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
V _{IN} = 5	5.5 V, T _A = 25°C (unless o	otherwise noted)		
t _{ON}	Turn-on time		4.8	
t _{OFF}	Turn-off time	B 40.0 C 0.4 "F	6.3	
t _R	V _{OUT} rise time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$	5.6	μs
t _F	V _{OUT} fall time		2.8	1
V _{IN} = 4	I.2 V, T _A = 25°C (unless o	otherwise noted)	•	
t _{ON}	Turn-on time		5.8	
t _{OFF}	Turn-off time	D 40.0.0 0.4.15	7.3	
t _R	V _{OUT} rise time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$	5.4	μs
t _F	V _{OUT} fall time		2.8	
V _{IN} = 3	3.0 V, T _A = 25°C (unless o	otherwise noted)	•	
t _{ON}	Turn-on time		7.4	
t _{OFF}	Turn-off time	D 40.0.0 0.4.15	9.5	
t _R	V _{OUT} rise time	$R_L = 10 \Omega, C_L = 0.1 \mu F$	6.3	μs
t _F	V _{OUT} fall time		2.9	

7.7 Typical Characteristics




Submit Documentation Feedback

Copyright © 2012–2016, Texas Instruments Incorporated




Typical Characteristics (continued)




TEXAS INSTRUMENTS

Typical Characteristics (continued)






Typical Characteristics (continued)





7.7.1 Typical AC Scope Captures at $T_A = 25^{\circ}C$




Submit Documentation Feedback


Copyright © 2012–2016, Texas Instruments Incorporated




Typical AC Scope Captures at T_A = 25°C (continued)



8 Parameter Measurement Information



TEST CIRCUIT



ton/toff WAVEFORMS

(A) Rise and fall times of the control signal are 100 ns.

Figure 26. Test Circuit and ton/toff Waveforms




9 Detailed Description

9.1 Overview

The TPS22930 is a single channel, 2-A load switch in a 4-terminal BSGA package. A low enable threshold makes it capable of interfacing directly with low voltage control signals. In the off state, the device has very low leakage current during off state. This prevents downstream circuits from pulling high standby current from thee supply. When turning on, the output will rise with a controlled slew rate to limit inrush current.

The device will also disengage the body diode when disabled to provide reverse current protection. The undervoltage lockout (UVLO) threshold will ensure the switch is turned off and will block reverse current if the V_{IN} power supply is removed

9.2 Functional Block Diagram



9.3 Feature Description

Table 1. Feature List

DEVICE	R _{ON} (TYP) AT 4.2 V	RISE TIME AT 4.2 V (TYP)	QUICK OUTPUT DISCHARGE ⁽¹⁾	MAXIMUM CONTINUOUS CURRENT	ENABLE
TPS22930A	35 mΩ	5.4 µs	No	2 A	Active High

⁽¹⁾ This feature discharges output of the switch to GND through a resistor, preventing the output from floating when the pass FET is disabled

9.3.1 On And Off Control

The ON pins control the state of the switch. Asserting ON high enables the switch. ON is active high and has a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic threshold. It can be used with any microcontroller with 1.2V or higher GPIO voltage.

9.3.2 UVLO

UVLO turns off the switch if the input voltage drops below the under voltage lockout threshold. With the ON pin active, the input voltage rising above the under voltage lockout threshold will allow a controlled turn-on of the switch to limit current over-shoot.



The maximum UVLO of the TPS22930A is 1.2 V. This is under the minimum V_{IN} voltage and meets the system UVLO requirements. Once the device is disabled through UVLO, it will block reverse current in the case a voltage is applied to V_{OUT}

9.3.3 Reverse Current Protection

Reverse current protection (RCP) is only active when ON is asserted low. When ON is asserted high, current can flow from VOUT to VIN or from VIN to VOUT. This allows the device to function as a bi-directional switch when enabled.

9.4 Device Functional Modes

Table 2 describes the state of the switch and the reverse current protection as determined by the ON pin.

Table 2. Switch and Reverse Current Protection State

ON	V _{IN} to V _{Out}	RCP
Н	On	Off
L	Off	On



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

10.1.1 Input Capacitor (Optional)

To limit the voltage drop on the input supply caused by transient in-rush currents when the switch turns on into a discharged load capacitor or short-circuit, it is recommended that a capacitor be placed between VIN and GND. A 1- μ F ceramic capacitor, C_{IN} , placed close to the pins, is usually sufficient. Higher values of C_{IN} can be used to further reduce the voltage drop during high-current application. When switching heavy loads, it is recommended to have an input capacitor about 100 times higher than the output capacitor to avoid excessive voltage drop; however, a 100 to 1 ratio is not required for proper functionality of the device.

10.1.2 Output Capacitor (Optional)

Due to the integrated body diode in the PMOS switch, a C_{IN} greater than C_L is highly recommended. A C_L greater than C_{IN} can cause V_{OUT} to exceed V_{IN} when the system supply is removed. This could result in current flow through the body diode from V_{OUT} to V_{IN} . A C_{IN} to C_L ratio of 100 to 1 is recommended for minimizing V_{IN} dip caused by inrush currents during startup; however, a 100 to 1 ratio is not required for proper functionality of the device.

10.2 Typical Application




Figure 27. Typical Application Schematic

10.2.1 Design Requirements

For this design example, the following will be used as the system requirements.

Table 3. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE		
V _{IN} Range	1.5 V to 5.5 V		
UVLO Threshold	< 1.5 V		
Reverse Current Protection	Requred		
Load Current	1 A		
Ambient Temperature	25 ℃		



10.2.2 Detailed Design Procedure

To begin the design process, the designer needs to know the following:

- Input Voltage range
- UVLO Threshold
- Load Current
- Ambient Temperature

10.2.3 Application Curve

Figure 28 shows the UVLO response when the device is enabled.




Figure 28. UVLO Response

11 Power Supply Recommendations

ON = 5 V

The device is designed to operate from a VIN range of 1.5 V to 5.5 V. The power supply should be well regulated and placed as close to the device terminals as possible. It must be able to withstand all transient and load current steps. in most situations, using an input capacitance of 1 μ F is sufficient to prevent the supply voltage from dipping when the switch is turned on. In cases where the power supply is slow to respond to a large transient current or large load current step, additional bulk capacitance may be required on the input

12 Layout

12.1 Layout Guidelines

For best performance, all traces should be as short as possible. To be most effective, the input and output capacitors should be placed close to the device to minimize the effects that parasitic trace inductances may have on normal operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance. The ON pin cannot be left floating and must be driven either high or low for proper functionality.

Figure 29 shows an example of a layout.

Copyright © 2012-2016, Texas Instruments Incorporated



12.2 Layout Example




Figure 29. Layout Recommendation

12.3 Thermal Considerations

The maximum IC junction temperature should be restricted to 125° C under normal operating conditions. To calculate the maximum allowable dissipation, $P_{D(max)}$ for a given output current and ambient temperature, use the following equation as a guideline:

$$P_{D(max)} = \frac{T_{J(max)} - T_{A}}{\theta_{JA}}$$

where

- P_{D(max)} = maximum allowable power dissipation
- T_{J(max)} = maximum allowable junction temperature (125°C for the TPS22930)
- T_A = ambient temperature of the device
- Θ_{JA} = junction to air thermal impedance. See *Thermal Information* table. This parameter is highly dependent upon board layout.

The power dissipated by the device depends on the R_{ON} of the device at a given V_{IN} . To calculate the amount of power being dissipated by the device, use the following equation:

$$P_{IR} = I^2 \times R_{ON}$$

where

- P_{IR} = power dissipated by the device
- I = load current in amperes
- R_{ON} = resistance of the device in Ohms at a given V_{IN} (see *Electrical Characteristics* table) (2)

The result from Equation 2 should always be less than or equal to the result from Equation 1.

Copyright © 2012–2016, Texas Instruments Incorporated Product Folder Links: *TPS*22930



13 Device and Documentation Support

13.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.2 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

17-Feb-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS22930AYZVR	ACTIVE	DSBGA	YZV	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	3Q	Samples
TPS22930AYZVT	ACTIVE	DSBGA	YZV	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	3Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

17-Feb-2016

In no event shall TI's liabilit	v arising out of such information	exceed the total purchase price	ce of the TI part(s) at issue in th	is document sold by TI to Cu	stomer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 22-Sep-2018

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22930AYZVR	DSBGA	YZV	4	3000	180.0	8.4	1.0	1.0	0.63	4.0	8.0	Q1
TPS22930AYZVT	DSBGA	YZV	4	250	180.0	8.4	1.0	1.0	0.63	4.0	8.0	Q1

www.ti.com 22-Sep-2018




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22930AYZVR	DSBGA	YZV	4	3000	182.0	182.0	20.0
TPS22930AYZVT	DSBGA	YZV	4	250	182.0	182.0	20.0

YZV (S-XBGA-N4)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated