





SN55LBC180 SN65LBC180 SN75LBC180

www.ti.com

SLLS174G-FEBRUARY 1994-REVISED APRIL 2009


# **LOW-POWER RS-485 LINE DRIVER AND RECEIVER PAIRS**

#### **FEATURES**


- Designed for High-Speed Multipoint Data Transmission Over Long Cables
- Operate With Pulse Durations as Low as 30 ns
- Low Supply Current . . . 5 mA Max
- Meet or Exceed the Requirements of ANSI Standard RS-485 and ISO 8482:1987(E)
- 3-State Outputs for Party-Line Buses
- Common-Mode Voltage Range of –7 V to 12 V
- Thermal Shutdown Protection Prevents
   Driver Damage From Bus Contention
- Positive and Negative Output Current Limiting
- Pin Compatible With the SN75ALS180

#### **DESCRIPTION**

The SN55LBC180, SN65LBC180 and SN75LBC180 differential driver and receiver pairs are monolithic integrated circuits designed for bidirectional data communication over long cables that take on the characteristics of transmission lines. They are balanced, or differential, voltage mode devices that meet or exceed the requirements of industry standards ANSI RS-485 and ISO 8482:1987(E). These devices are designed using TI's proprietary LinBiCMOS™ with the low-power consumption of CMOS and the precision and robustness of bipolar transistors in the same circuit.



#### logic diagram (positive logic)



#### **ORDERING INFORMATION**

T <sub>A</sub>	PACKAGE	PART NUMBER	PART MARKING
	PDIP	SN75LBC180N	SN75LBC180N
0°C to 70°C	SOIC	SN75LBC180D	7LB180
	QFN	SN75LBC180RSA	LB180
	PDIP	SN65LBC180N	65LBC180N
-40°C to 85°C	SOIC	SN65LBC180D	6LB180
	QFN	SN65LBC180RSA	BL180
-55°C to 125°C	QFN	SN55LBC180RSA	SN55LBC180

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinBiCMOS is a trademark of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### **DESCRIPTION (CONTINUED)**

The SN55LBC180, SN65LBC180 and SN75LBC180 combine a differential line driver and receiver with 3-state outputs and operate from a single 5-V supply. The driver and receiver have active-high and active-low enables, respectively, which can be externally connected to function as a direction control. The driver differential outputs and the receiver differential inputs are connected to separate terminals for full-duplex operation and are designed to present minimum loading to the bus whether disabled or powered off ( $V_{CC} = 0$ ). These parts feature a wide common-mode voltage range making them suitable for point-to-point or multipoint data-bus applications.

The devices also provide positive and negative output-current limiting and thermal shutdown for protection from line fault conditions. The line driver shuts down at a junction temperature of approximately 172°C.

The SN75LBC180 is characterized for operation over the commercial temperature range of 0°C to 70°C. The SN65LBC180 is characterized over the industrial temperature range of –40°C to 85°C.

The SN55LBC180 is characterized for operation over the military temperature range of –55°C to 125°C.

#### **FUNCTION TABLES**(1)

DRIVER								
INPUT	ENABLE	OUTP	UTS					
D	DE	Υ	Z					
Н	Н	Н	L					
L	Н	L	Н					
Х	L	Z	Z					
RECEIVER								
DIFFERENTIAL INPUTS A-B	ENABLE RE	OUTF R	TUT					
V <sub>ID</sub> ≥ 0.2 V	L	Н						
-0.2 V < V <sub>ID</sub> < 0.2 V	L	?						
$V_{ID} \leq -0.2 \text{ V}$	L	L						
Х	Н	Z						
Open circuit	L	Н						

H = high level, L = low level, ? = Indeterminate, X = irrelevant, Z = high impedance (off)



### **ABSOLUTE MAXIMUM RATINGS**(1)

				UNIT		
$V_{CC}$	Supply voltage range (2)		-0.3 to 7	V		
V <sub>BUS</sub>	Bus voltage range (A, B,	Y, Z) <sup>(2)</sup>	-10 to 15	V		
	Voltage range at D, R, DE	E, RE <sup>(2)</sup>	-0.3 to V <sub>CC</sub> + 0.5	V		
	Continuous total power di	ssipation (3)	Internally limited			
	Total power dissipation		See Dissipation Rating Table	е		
T <sub>stg</sub>	Storage temperature rang	e	-65 to 150	°C		
Io	Receiver output current ra	ange	-50 to 50	mA		
		HBM (Human Body Model) EIA/JESD22-A114	±4	kV		
ESD	Electrostatic discharge	MM (Machine Model) EIA/JESD22-A115	400	V		
		CDM (Charge Device Model) EIA/JESD22-C101	1.5	kV		

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

PACKAGE <sup>(1)</sup>	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW	494 mW	_
N	1150 mW	9.2 mW/°C	736 mW	598 mW	_
RSA	3333 mW	26.67 mW/°C	2133 mW	1733 mW	400 mW

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

#### RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.75	5	5.25	V
V <sub>IH</sub>	High-level input voltage	D, DE, and RE	2			V
V <sub>IL</sub>	Low-level input voltage	D, DE, and RE			8.0	V
$V_{ID}$	Differential input voltage		-6 <sup>(1)</sup>		6	V
$V_{O}$ , $V_{I}$ , or $V_{IC}$	Voltage at any bus terminal (separately or common mode)	A, B, Y, or Z	-7 <sup>(1)</sup>		12	V
	High level output ourrest	Y or Z			-60	A
IOH	High-level output current	R			-8	mA
	Low level output ourrent	Y or Z			60	mΛ
I <sub>OL</sub>	Low-level output current	R			8	mA
		SN55LBC180	-55		125	
T <sub>A</sub>	Operating free-air temperature	SN65LBC180	-40		85	°C
		SN75LBC180	0		70	

<sup>(1)</sup> The algebraic convention where the least positive (more negative) limit is designated minimum, is used in this data sheet for the differential input voltage, voltage at any bus terminal, operating temperature, input threshold voltage, and common-mode output voltage.

<sup>(2)</sup> All voltage values are with respect to GND.

<sup>(3)</sup> The maximum operating junction temperature is internally limited. Use the dissipation rating table to operate below this temperature.

# TEXAS INSTRUMENTS

#### **DRIVER SECTION**

#### **ELECTRICAL CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage	I <sub>I</sub> = -18 mA					V
			SN55LBC180	1	2.5	5	5
	Differential output voltage magnitude (2)	$R_L = 54 \Omega$ , See Figure 1	SN65LBC180	1.1	2.5	5	
137		See rigule r	SN75LBC180	1.5	2.5	5	\ /
V <sub>OD</sub>		$R_L = 60 \Omega$ , See Figure 2	SN55LBC180	1	2.5	5	V
			SN65LBC180	1.1	2	5	
			SN75LBC180	1.5	2	5	1
Δ  V <sub>OD</sub>	Change in magnitude of differential output voltage (3)	See Figure 1 and I	Figure 2			±0.2	V
V <sub>OC</sub>	Common-mode output voltage			1	2.5	3	V
Δ  V <sub>OC</sub>	Change in magnitude of common-mode output voltage <sup>(3)</sup>	$R_L = 54 \Omega$ ,	See Figure 1			±0.2	V
Io	Output current with power off	$V_{CC} = 0$ ,	$V_0 = -7 \text{ V to } 12 \text{ V}$			±100	μΑ
I <sub>OZ</sub>	High-impedance-state output current	$V_0 = -7 \text{ V to } 12 \text{ V}$				±100	μΑ
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 2.4 V				100	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0.4 V				100	μΑ
Ios	Short-circuit output current	-7 V ≤ V <sub>O</sub> ≤ 12 V				±250	mA
	Cumply ourrent	Desciver dischied	Outputs enabled			5	A
I <sub>CC</sub>	Supply current	Receiver disabled	Outputs disabled			5 5 5 5 5 ±0.2 3 ±0.2 ±100 ±100 100 100 ±250	mA

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 5 V and  $T_A$  = 25°C.

### **SWITCHING CHARACTERISTICS**

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ 

	PARAMETER	TEST	TEST CONDITIONS			MAX	UNIT
$t_{d(OD)}$	Differential output delay time	$R_{L} = 54 \Omega$	See Figure 3	7	12	18	ns
t <sub>t(OD)</sub>	Differential output transition time	$K_L = 54 \Omega$	See Figure 5	5	10	20	ns
t <sub>PZH</sub>	Output enable time to high level	$R_L = 110 \Omega$ ,	See Figure 4			35	ns
t <sub>PZL</sub>	Output enable time to low level	$R_L = 110 \Omega$ ,	See Figure 5			35	ns
t <sub>PHZ</sub>	Output disable time from high level	$R_L = 110 \Omega$ ,	See Figure 4			50	ns
t <sub>PLZ</sub>	Output disable time from low level	$R_L = 110 \Omega$ ,	See Figure 5			35	ns

### **SWITCHING CHARACTERISTICS (SN55LBC180)**

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ 

	PARAMETER	TEST	CONDITIONS	MIN TYP	MAX	UNIT	
t <sub>d(OD)</sub>	Differential output delay time	D 540 See Figure 2		15		ns	
$t_{t(OD)}$	Differential output transition time	$R_L = 54 \Omega$	See Figure 3	21	ns		
t <sub>PZH</sub>	Output enable time to high level	B 110.0	Con Figure 4	32			
t <sub>PHZ</sub>	Output disable time from high level	$R_L = 110 \Omega$	See Figure 4	55		ns	
t <sub>PZL</sub>	Output enable time to low level	B 110.0	Con Figure F	32			
t <sub>PLZ</sub>	Output disable time from low level	$R_L = 110 \Omega$	See Figure 5	20		ns	

<sup>(2)</sup> The minimum V<sub>OD</sub> specification may not fully comply with ANSI RS-485 at operating temperatures below 0°C. System designers should take the possibly lower output signal into account in determining the maximum signal-transmission distance.

<sup>(3)</sup>  $\Delta |V_{OD}|$  and  $\Delta |V_{OC}|$  are the changes in the steady-state magnitude of  $V_{OD}$  and  $V_{OC}$ , respectively, that occur when the input is changed from a high level to a low level.



### **RECEIVER SECTION**

#### **ELECTRICAL CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT	
$V_{IT+}$	Positive-going input threshold voltage	$I_O = -8 \text{ mA}$				0.2	V	
V <sub>IT</sub> _	Negative-going input threshold voltage	I <sub>O</sub> = 8 mA		-0.2			V	
$V_{\text{hys}}$	Hysteresis voltage (V <sub>IT+</sub> – V <sub>IT-</sub> )				45		mV	
V <sub>IK</sub>	Enable-input clamp voltage	I <sub>I</sub> = -18 mA		-1.5			V	
$V_{OH}$	High-level output voltage	V <sub>ID</sub> = 200 mV,	$I_{OH} = -8 \text{ mA}$	3.5	4.5		V	
$V_{OL}$	Low-level output voltage	$V_{ID} = -200 \text{ mV},$	I <sub>OL</sub> = 8 mA		0.3	0.5	V	
l <sub>OZ</sub>	High-impedance-state output current	$V_O = 0 \text{ V to } V_{CC}$				±20	μΑ	
I <sub>IH</sub>	High-level enable-input current	V <sub>IH</sub> = 2.4 V		-50			Α	
I <sub>IL</sub>	Low-level enable-input current	V <sub>IL</sub> = 0.4 V		-100			μΑ	
		$V_{I} = 12 \text{ V}, V_{CC} = 5 \text{ V},$	Other input at 0 V		0.7	1		
	Due input suggest	$V_{I} = 12 \text{ V}, V_{CC} = 0 \text{ V},$	Other input at 0 V		0.8	1	A	
I <sub>I</sub>	Bus input current	$V_{I} = -7 \text{ V}, V_{CC} = 5 \text{ V},$	Other input at 0 V	-0.8	-0.5		mA	
		$V_{I} = -7 \text{ V}, V_{CC} = 0 \text{ V},$	Other input at 0 V	-0.8	-0.5			
	Outside second	Debuggi dia aktao	Outputs enabled			5	0	
Icc	Supply current	Driver disabled	Outputs disabled			3	mA	

#### **SWITCHING CHARACTERISTICS**

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ 

CC	- , ,						
	PARAMETER	TEST COND	MIN	TYP	MAX	UNIT	
t <sub>PHL</sub>	Propagation delay time, high- to low-level output			11	22	33	ns
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	V <sub>ID</sub> = -1.5 V to 1.5 V, See Figure 6	Soo Figure 6	11	22	33	ns
t <sub>sk(p)</sub>	Pulse skew (  t <sub>PHL</sub> - t <sub>PLH</sub>  )			3	6	ns	
t <sub>t</sub>	Transition time				5	8	ns
t <sub>PZH</sub>	Output enable time to high level					35	ns
t <sub>PZL</sub>	Output enable time to low level	Soo Figure 7				30	ns
t <sub>PHZ</sub>	Output disable time from high level	See Figure 7				35	ns
t <sub>PLZ</sub>	Output disable time from low level					30	ns

# **SWITCHING CHARACTERISTICS (SN55LBC180)**

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ 

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
t <sub>PHL</sub>	Propagation delay time, high- to low-level output		26	ns
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$ See Figure 6	23	ns
t <sub>sk(p)</sub>	Pulse skew (  t <sub>PHL</sub> - t <sub>PLH</sub>  )	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$ See Figure 6	3	ns
t <sub>sk(p)t</sub>	Transition time		4	ns
t <sub>PZH</sub>	Output enable time to high level		30	ns
t <sub>PHZ</sub>	Output disable time from high level	See Figure 4	26	ns
t <sub>PZL</sub>	Output enable time to low level	See Figure 4	30	ns
t <sub>PLZ</sub>	Output disable time from low level		30	ns



#### PARAMETER MEASUREMENT INFORMATION




Figure 1. Differential and Common-Mode Output Voltages





Figure 2. Driver V<sub>OD</sub> Test Circuit



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR > 1 MHz, 50% duty cycle,  $t_f \le 6$  ns,  $t_f \le$ 

B. C<sub>L</sub> includes probe and jig capacitance.

Figure 3. Driver Test Circuit and Differential Output Delay and Transition Time Voltage Waveforms



### PARAMETER MEASUREMENT INFORMATION (continued)




Figure 4. Driver Test Circuit and Enable and Disable Time Waveforms





Figure 5. Driver Test Circuit and Enable and Disable Time Voltage Waveforms




NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_r \leq$  6 ns,  $t_f \leq$  8 ns,  $t_f \leq$  9 ns,  $t_f$ 

B. C<sub>L</sub> includes probe and jig capacitance.

Figure 6. Receiver Test Circuit and Propagation Delay Time Voltage Waveforms



### PARAMETER MEASUREMENT INFORMATION (continued)



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_r \leq$  6 ns,  $t_f \leq$  8 ns,  $t_f \leq$  9 ns,  $t_f$ 


B. C<sub>L</sub> includes probe and jig capacitance.

Figure 7. Receiver Output Enable and Disable Times





### **TYPICAL CHARACTERISTICS**

# **SCHEMATICS OF INPUTS AND OUTPUTS**











DRIVER LOW-LEVEL OUTPUT VOLTAGE












Figure 12.





DRIVER OUTPUT CURRENT vs SUPPLY VOLTAGE 80  $R_L = 54 \Omega$ 60  $I_{OL}$ 40 Io - Output Current - mA 20 0 -20 -40I<sub>OH</sub> -60 -80 0 3 5 6 V<sub>CC</sub> – Supply Voltage – V Figure 13.




Copyright © 1994–2009, Texas Instruments Incorporated








**AVERAGE SUPPLY CURRENT** 







### **APPLICATION INFORMATION**




Figure 20. Full Duplex Application Circuit





6-Feb-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN55LBC180RSAR	ACTIVE	QFN	RSA	16	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	SN55 LBC180	Samples
SN55LBC180RSAT	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	SN55 LBC180	Samples
SN65LBC180D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	6LB180	Samples
SN65LBC180DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	6LB180	Samples
SN65LBC180DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	6LB180	Samples
SN65LBC180N	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 85	SN65LBC180N	Samples
SN65LBC180RSAR	ACTIVE	QFN	RSA	16	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BL180	Samples
SN65LBC180RSAT	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BL180	Samples
SN65LBC180RSATG4	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BL180	Samples
SN75LBC180D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	7LB180	Samples
SN75LBC180DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	7LB180	Samples
SN75LBC180DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	7LB180	Samples
SN75LBC180DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	7LB180	Samples
SN75LBC180N	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	SN75LBC180N	Samples
SN75LBC180RSAT	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	0 to 70	LB180	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

## PACKAGE OPTION ADDENDUM



www.ti.com 6-Feb-2020

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN55LBC180. SN65LBC180. SN75LBC180:

Catalog: SN75LBC180

Automotive: SN65LBC180-Q1

Military: SN55LBC180

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product



# **PACKAGE OPTION ADDENDUM**

6-Feb-2020

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 12-Dec-2014

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN55LBC180RSAR	QFN	RSA	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
SN55LBC180RSAT	QFN	RSA	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
SN65LBC180DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN65LBC180RSAR	QFN	RSA	16	3000	330.0	12.4	4.35	4.35	1.1	8.0	12.0	Q2
SN65LBC180RSAR	QFN	RSA	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
SN65LBC180RSAT	QFN	RSA	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
SN65LBC180RSAT	QFN	RSA	16	250	330.0	12.5	4.35	4.35	1.1	8.0	12.0	Q2
SN75LBC180DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN75LBC180RSAT	QFN	RSA	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

www.ti.com 12-Dec-2014



\*All dimensions are nominal

, in difference are freshman									
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)		
SN55LBC180RSAR	QFN	RSA	16	3000	367.0	367.0	35.0		
SN55LBC180RSAT	QFN	RSA	16	250	210.0	185.0	35.0		
SN65LBC180DR	SOIC	D	14	2500	333.2	345.9	28.6		
SN65LBC180RSAR	QFN	RSA	16	3000	338.0	355.0	50.0		
SN65LBC180RSAR	QFN	RSA	16	3000	367.0	367.0	35.0		
SN65LBC180RSAT	QFN	RSA	16	250	210.0	185.0	35.0		
SN65LBC180RSAT	QFN	RSA	16	250	338.0	355.0	50.0		
SN75LBC180DR	SOIC	D	14	2500	333.2	345.9	28.6		
SN75LBC180RSAT	QFN	RSA	16	250	210.0	185.0	35.0		

# RSA (S-PVQFN-N16)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No—leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



# RSA (S-PVQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTES:

A. All linear dimensions are in millimeters



# RSA (S-PVQFN-N16)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



# D (R-PDSO-G14)

### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated