



SBAS471C - APRIL 2010 - REVISED NOVEMBER 2011

# Low-Power, 8-Channel, 16-Bit Analog Front-End for Biopotential Measurements

Check for Samples: ADS1194, ADS1196, ADS1198

# **FEATURES**

 Eight Low-Noise PGAs and Eight High-Resolution ADCs (ADS1198)

RUMENTS

Low Power: 0.55mW/channel

 Input-Referred Noise: 12µV<sub>PP</sub> (150Hz BW, G = 6)

Input Bias Current: 200pAData Rate: 125SPS to 8kSPS

CMRR: –105dB

Programmable Gain: 1, 2, 3, 4, 6, 8, or 12

 Supports AAMI EC11, EC13, IEC60601-1, IEC60601-2-27, and IEC60601-2-51 Standards

Supplies: Unipolar or Bipolar

Analog: 2.7V to 5.25VDigital: 1.65V to 3.6V

 Built-In Right Leg Drive Amplifier, Lead-Off Detection, WCT, Test Signals

Pace Detection Channel Select

Built-In Oscillator and Reference

Flexible Power-Down, Standby Mode

SPI™-Compatible Serial Interface

 Operating Temperature Range: 0°C to +70°C

#### **APPLICATIONS**

- Medical Instrumentation (ECG) including:
  - Patient monitoring; Holter, event, stress, and vital signs Including ECG, AED, Telemedicine
  - Evoked audio potential (EAP), Sleep study monitor
- High-Precision, Simultaneous, Multichannel Signal Acquisition

#### DESCRIPTION


The ADS1194/6/8 are a family of multichannel, simultaneous sampling, 16-bit, delta-sigma ( $\Delta\Sigma$ ) analog-to-digital converters (ADCs) with a built-in programmable gain amplifier (PGA), internal reference, and an onboard oscillator.

With its high levels of integration and exceptional performance, the ADS1194/6/8 family enables the creation of scalable medical instrumentation systems at significantly reduced size, power, and overall cost.

The ADS1194/6/8 have a flexible input multiplexer per channel that can be independently connected to the internally-generated signals for test, temperature, and lead-off detection. Additionally, any configuration of input channels can be selected for derivation of the right leg drive (RLD) output signal. The ADS1194/6/8 operate at data rates as high as 8kSPS, thereby allowing the implementation of software pace detection. Lead-off detection can be implemented internal to the device, either with a pull-up/pull-down resistor or an excitation current sink/source. Three integrated amplifiers generate the Wilson Center Terminal (WCT) and the Goldberger terminals (GCT) standard 12-lead required for medical а electrocardiogram (ECG).

Multiple ADS1194/6/8 devices can be cascaded in high channel count systems in a daisy-chain configuration.

Package options include a tiny 8mm × 8mm, 64-ball BGA and a TQFP-64. Both packages are specified over the temperature range of 0°C to +70°C.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI is a trademark of Motorola.

All other trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# FAMILY AND ORDERING INFORMATION(1)

PRODUCT	PACKAGE OPTION	NUMBER OF CHANNELS	ADC RESOLUTION	MAXIMUM SAMPLE RATE (kSPS)	OPERATING TEMPERATURE RANGE	RESPIRATION CIRCUITRY
ADC4404	BGA	4	16	8	0°C to +70°C	No
ADS1194	TQFP	4	16	8	0°C to +70°C	No
ADC4400	BGA	6	16	8	0°C to +70°C	No
ADS1196	TQFP	6	16	8	0°C to +70°C	No
ADC4400	BGA	8	16	8	0°C to +70°C	No
ADS1198	TQFP	8	16	8	0°C to +70°C	No
ADS1294	BGA	4	24	32	0°C to +70°C	External
ADS1294R	BGA	4	24	32	-40°C to +85°C	Yes
ADS1294	TQFP	4	24	32	-40°C to +85°C	External
ADS1296	BGA	6	24	32	0°C to +70°C	External
ADS1296R	BGA	6	24	32	-40°C to +85°C	Yes
ADS1296	TQFP	6	24	32	-40°C to +85°C	External
ADS1298	BGA	8	24	32	0°C to +70°C	External
ADS1298R	BGA	8	24	32	-40°C to +85°C	Yes
ADS1298	TQFP	8	24	32	-40°C to +85°C	External

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at <a href="https://www.ti.com">www.ti.com</a>.

#### ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range, unless otherwise noted.

		ADS1194, ADS1196, ADS1198	UNIT
AVDD to AVSS		-0.3 to +5.5	V
DVDD to DGND		-0.3 to +3.9	V
AVSS to DGND		-3 to +0.2	V
V <sub>REF</sub> input to A\	/SS	AVSS – 0.3 to AVDD + 0.3	V
Analog input to	AVSS	AVSS – 0.3 to AVDD + 0.3	V
Digital input volt	age to DGND	-0.3 to DVDD + 0.3	V
Digital output vo	Itage to DGND	-0.3 to DVDD + 0.3	V
Input current (m	omentary)	100	mA
Input current (co	ontinuous)	10	mA
Operating temperature range	ADS1194, ADS1196, ADS1198	0 to +70	°C
CCD ratings	Human body model (HBM) JEDEC standard 22, test method A114-C.01, all pins	±2000	V
ESD ratings	Charged device model (CDM) JEDEC standard 22, test method C101, all pins	±500	V
Storage tempera	ature range	-60 to +150	°C
Maximum juncti	on temperature (T <sub>J</sub> )	+150	°C

<sup>(1)</sup> Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.



# **ELECTRICAL CHARACTERISTICS**

Minimum/maximum specifications apply from 0°C to +70°C. Typical specifications are at +25°C. All specifications at DVDD = 1.8V, AVDD – AVSS = 3V,  $V_{REF}$  = 2.4V, external  $f_{CLK}$  = 2.048MHz, data rate = 500SPS, and gain = 6, unless otherwise noted.

		ADS1194, ADS1196, ADS	S1198	
PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
ANALOG INPUTS				
Full-scale differential input voltage (AINP – AINN)		±V <sub>REF</sub> /GAIN		V
Input common-mode range		See the <i>Input Common-Mod</i> subsection of the <i>PGA Settings</i> <i>Range</i> section		
Input capacitance		20		pF
1	Input = 1.5V, T <sub>A</sub> = +25°C		±200	pA
Input bias current	Input = 1.5V T <sub>A</sub> = 0°C to +70°C	±1		nA
	No lead-off	1000		МΩ
DC input impedance	Current source lead-off detection	500		МΩ
	Pull-up resistor lead-off detection	10		МΩ
PGA PERFORMANCE	*	1		<del> </del>
Gain settings		1, 2, 3, 4, 6, 8, 12		
Bandwidth		See Table 4		
ADC PERFORMANCE				
Resolution	No missing codes	16		Bits
Data rate	-	125	8000	SPS
CHANNEL PERFORMANCE		II.		
DC Performance				
	Gain = 6 <sup>(1)</sup> , 10 seconds of data	12.2		μV <sub>PP</sub>
Input-referred noise	Gain = 6, 256 points, 0.5 seconds of data		12.6	μV <sub>PP</sub>
	Gain settings other than 6	See Noise Measurements	section	
Integral nonlinearity	Full-scale with gain = 6, best fit	±1		LSB <sup>(2)</sup>
Offset error		±500		μV
Offset error drift		2		μV/°C
Gain error	Excluding voltage reference error	±0.2	±0.5	% of FS
Gain drift	Excluding voltage reference drift	5		ppm/°C
Gain match between channels		0.3		% of FS
AC Performance				
Common-mode rejection ratio (CMRR)	f <sub>CM</sub> = 50Hz, 60Hz <sup>(3)</sup>	-100 -105		dB
Power-supply rejection ratio (PSRR)	f <sub>PS</sub> = 50Hz, 60Hz	85		dB
Crosstalk	f <sub>IN</sub> = 50Hz, 60Hz	-100		dB
Signal-to-noise ratio (SNR)	f <sub>IN</sub> = 10Hz input, gain = 6	97		dB
Total harmonic distortion (THD)	10Hz, -0.5dBFs	<b>-</b> 95		dB
DIGITAL FILTER	· ·	I.		1
–3dB bandwidth		0.262f <sub>DR</sub>		Hz
Digital filter settling	Full setting	4		Conversio

<sup>(1)</sup> Noise data measured in a 10-second interval. Test not performed in production. Input-referred noise is calculated with input shorted (without electrode resistance) over a 10-second interval.

<sup>(2)</sup> Input referred LSB in volts =  $(2 \times V_{REF}/(Gain^*2^{16}))$ .

<sup>(3)</sup> CMRR is measured with a common-mode signal of AVSS + 0.3V to AVDD – 0.3V. The values indicated are the minimum of the eight channels.



# **ELECTRICAL CHARACTERISTICS (continued)**

Minimum/maximum specifications apply from 0°C to +70°C. Typical specifications are at +25°C. All specifications at DVDD = 1.8V, AVDD – AVSS = 3V,  $V_{REF}$  = 2.4V, external  $f_{CLK}$  = 2.048MHz, data rate = 500SPS, and gain = 6, unless otherwise noted.

		ADS1194, ADS1196, ADS1198			
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
RIGHT LEG DRIVE (RLD) AMPLIFIER AND PA	ACE AMPLIFIERS				
RLD integrated noise	BW = 150Hz		8		μV <sub>rms</sub>
RLD Gain bandwidth product	50kΩ    10pF load, gain = 1		100		kHz
Pace noise	BW = 8kHz		20		μV <sub>rms</sub>
Pace Gain bandwidth product	50kΩ    10pF load, PGA gain = 1		80		kHz
RLD Slew rate	50kΩ    10pF load, gain = 1		0.2		V/µs
Pace Slew rate	50kΩ    10pF load, PGA gain = 1		0.04		V/µs
Pace amplifier crosstalk	Crosstalk between Pace amplifiers		60		dB
Pace amplifier output resistance			100		Ω
Maximum Pace and RLD current	AVDD = 3V		50		μΑ
Maximum Face and RLD current	AVDD = 5V		75		μΑ
	Short-circuit to GND (AVDD = 3V)		270		μΑ
Page and PLD amplifier drive strongth	Short-circuit to supply (AVDD = 3V)		550		μΑ
Pace and RLD amplifier drive strength	Short-circuit to GND (AVDD = 5V)		490		μΑ
	Short-circuit to supply (AVDD = 5V)		810		μΑ
Total harmonic distortion	60Hz, -0.5dBFS		<b>–</b> 70		dB
Common-mode range		AVSS + 0.7		AVDD - 0.3	V
Common-mode resistor matching	Internal $200k\Omega$ resistor matching		0.1		%
Short-circuit current			±0.25		mA
Quiescent power consumption	Either RLD or Pace amplifier		20		μΑ
WILSON CENTER TERMINAL (WCT) AMPLIF	ER				
Input voltage noise density		Se	ee Table 3		$\mu V_{RM}$
Gain bandwidth product		Se	ee Table 3		kHz
Slew rate		Se	ee Table 3		V/s
Total harmonic distortion	f <sub>IN</sub> = 100Hz		90		dB
Common-mode range		AVSS + 0.3		AVDD - 0.3	V
Quiescent power consumption		Se	ee Table 3		μΑ
EAD-OFF DETECT					
Frequency	See Register Map section for settings	(	), f <sub>DR</sub> /4		kHz
Current	See Register Map section for settings	4,	8, 12, 16		nA
Current accuracy			±20		%
Comparator threshold accuracy			±30		mV
EXTERNAL REFERENCE					
Defendance in most control to me	3V supply V <sub>REF</sub> = (VREFP – VREFN)		2.5		V
Reference input voltage	5V supply V <sub>REF</sub> = (VREFP – VREFN)		4.1		V
Negative input (VREFN)			AVSS		V
Positive input (VREFP)		A	VSS + 2.5		V
Input impedance			10		kΩ
NTERNAL REFERENCE					
Output voltage	Register bit CONFIG3.VREF_4V = 0, AVDD ≥ 2.7V		2.4		V
Output Voltage	Register bit CONFIG3.VREF_4V = 1, AVDD ≥ 4.4V		4.0		V
V <sub>REF</sub> accuracy			±0.2		%
Drift			35		ppm/°
Start-up time			150		ms



# **ELECTRICAL CHARACTERISTICS (continued)**

Minimum/maximum specifications apply from 0°C to +70°C. Typical specifications are at +25°C. All specifications at DVDD = 1.8V, AVDD – AVSS = 3V,  $V_{REF}$  = 2.4V, external  $f_{CLK}$  = 2.048MHz, data rate = 500SPS, and gain = 6, unless otherwise noted.

			ADS1194,	ADS1196, AD	DS1198	
PARAMETER	R	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SYSTEM MONITORS						
Analog supply reading error				2		%
Digital supply reading error				2		%
Device wake up		From power-up		150		ms
Device wake up		STANDBY mode		9		ms
Temperature sensor reading, vo	oltage			145		mV
Temperature sensor reading, co	pefficient			490		μV/°C
Test Signal		•	•			
Signal frequency		See Register Map section for settings	f <sub>CLI</sub>	K/2 <sup>21</sup> , f <sub>CLK</sub> /2 <sup>20</sup>		Hz
Signal voltage		See Register Map section for settings		±1, ±2		mV
Accuracy				±2		%
CLOCK					<u> </u>	
		Nominal frequency		2.048		MHz
Internal oscillator clock frequency		T <sub>A</sub> = +25°C			0.5	%
		0°C ≤ T <sub>A</sub> ≤ +70°C			±2	%
Internal oscillator start-up time					20	μs
Internal oscillator power consun	nption			120		μW
External clock input frequency		CLKSEL pin = 0	0.5	2.048	2.25	MHz
DIGITAL INPUT/OUTPUT (DVDI	D = 1.65V to 3.6V)					
	V <sub>IH</sub>		0.8DVDD		DVDD + 0.1	V
	V <sub>IL</sub>		-0.1		0.2DVDD	V
Logic level	V <sub>OH</sub>	$I_{OH} = -500 \mu A$	DVDD - 0.4			V
	V <sub>OL</sub>	$I_{OL} = +500 \mu A$			0.4	V
	Input current (I <sub>IN</sub> )	0V < V <sub>DigitalInput</sub> < DVDD	-10		+10	μA
POWER-SUPPLY REQUIREMEN	NTS					
Analog supply (AVDD - AVSS)			2.7	3	5.25	V
Digital supply (DVDD)			1.65	1.8	3.6	V
AVDD – DVDD			-2.1		3.6	V
SUPPLY CURRENT (RLD, WCT	, and Pace Amplifie	rs Turned Off)				
		AVDD – AVSS = 3V		1.3		mA
Name of the AD04400'	I <sub>AVDD</sub>	AVDD – AVSS = 5V		1.6		mA
Normal mode (ADS1198)		DVDD = 3.0V		0.5		mA
	I <sub>DVDD</sub>	DVDD = 1.8V		0.3		mA



# **ELECTRICAL CHARACTERISTICS (continued)**

Minimum/maximum specifications apply from 0°C to +70°C. Typical specifications are at +25°C. All specifications at DVDD = 1.8V, AVDD – AVSS = 3V,  $V_{REF}$  = 2.4V, external  $f_{CLK}$  = 2.048MHz, data rate = 500SPS, and gain = 6, unless otherwise noted.

		ADS1194, A	DS1196, ADS1 <sup>2</sup>	198	
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER DISSIPATION (Analog Supply = 3	V, RLD, WCT, and Pace Amplifiers Turned Off)				
Quiescent power dissipation					
ADS1194	Normal mode		3	3.3	mW
ADS1196	Normal mode		3.6	4	mW
ADS1198	Normal mode		4.3	4.8	mW
Power-down			10		μW
Standby mode			2		mW
Quiescent channel power	PGA + ADC		350		μW
POWER DISSIPATION (Analog Supply = 5	V, RLD, WCT, and Pace Amplifiers Turned Off)				
Quiescent power dissipation					
ADS1194	Normal mode		5.7		mW
ADS1196	Normal mode		6.9		mW
ADS1198	Normal mode		8.2		mW
Power-down			20		μW
Standby mode, internal reference			4		mW
Quiescent channel power	PGA + ADC		620		μW
TEMPERATURE		•		<u>'</u>	
Specified temperature range		0		+70	°C
Operating temperature range		0		+70	°C
Storage temperature range		-60		+150	°C

# THERMAL INFORMATION

		ADS1194/6/8	ADS1194/6/8		
	THERMAL METRIC <sup>(1)</sup>	PAG	ZXG	UNITS	
		64 PINS	64 PINS		
$\theta_{JA}$	Junction-to-ambient thermal resistance	29	29		
θ <sub>JCtop</sub>	Junction-to-case (top) thermal resistance	10.4	10.4		
$\theta_{JB}$	Junction-to-board thermal resistance	14.8	14.8	°C // //	
Ψлт	Junction-to-top characterization parameter	0.2	0.2	°C/W	
ΨЈВ	Junction-to-board characterization parameter	8.2	8.2		
$\theta_{\text{JCbot}}$	Junction-to-case (bottom) thermal resistance	n/a	n/a		

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



#### **NOISE MEASUREMENTS**

The ADS1194/6/8 noise performance can be optimized by adjusting the data rate and PGA setting. As the averaging is increased by reducing the data rate, the noise drops correspondingly. Increasing the PGA value reduces the input-referred noise, which is particularly useful when measuring low-level biopotential signals. Table 1 summarizes the noise performance of the ADS1194/6/8, with a 3V analog power supply. Table 2 summarizes the noise performance of the ADS1194/6/8 with a 5V analog power supply. The data are representative of typical noise performance at  $T_A = +25^{\circ}C$ . The data shown are the result of averaging the readings from multiple devices and are measured with the inputs shorted together. A minimum of 1000 consecutive readings are used to calculate the peak-to-peak noise for each reading. For the two highest data rates, the noise is limited by quantization noise of the ADC and does not have a gaussian distribution. The ratio between rms noise and peak-to-peak noise for these two data rates are approximately 10. For the lower data rates, the ratio is approximately 6.6.

Table 1 and Table 2 show measurements taken with an internal reference. In many of the settlings, espeically at the lower data rates, the inherent device noise is less than 1LSB. For these cases, the noise is rounded up to 1LSB. The data are also representative of the ADS1194/6/8 noise performance when using a low-noise external reference such as the REF5025.

# Table 1. Input-Referred Noise ( $\mu V_{PP}$ ) 3V Analog Supply and 2.4V Reference<sup>(1)(2)</sup>

DR BITS OF CONFIG1 REGISTER	OUTPUT DATA RATE (SPS)	-3dB BANDWIDTH (Hz)	PGA GAIN = 1	PGA GAIN = 2	PGA GAIN = 3	PGA GAIN = 4	PGA GAIN = 6	PGA GAIN = 8	PGA GAIN = 12
000	8000	2096	2930	1470	937	681	436	319	205
001	4000	1048	563	265	173	124	77	56	36
010	2000	524	104	51	33	24	17	13	9.5
011	1000	262	73.3	36.6	24.4	18.3	12.2	9.2	6.1
100	500	131	73.3	36.6	24.4	18.3	12.2	9.2	6.1
101	250	65	73.3	36.6	24.4	18.3	12.2	9.2	6.1
110	125	32.5	73.3	36.6	24.4	18.3	12.2	9.2	6.1

- (1) At least 1000 consecutive readings were used to calculate the peak-to-peak noise values in this table.
- (2) For data rates less than 2kSPS, the noise is rounded up to 1LSB. Input-referred LSB in volts = (2 × V<sub>REF</sub>/(Gain × 2<sup>16</sup>)).

# Table 2. Input-Referred Noise ( $\mu V_{PP}$ ) 5V Analog Supply and 4V Reference (1)(2)

DR BITS OF CONFIG1 REGISTER	OUTPUT DATA RATE (SPS)	–3dB BANDWIDTH (Hz)	PGA GAIN = 1	PGA GAIN = 2	PGA GAIN = 3	PGA GAIN = 4	PGA GAIN = 6	PGA GAIN = 8	PGA GAIN = 12
000	8000	2096	4923	2450	1598	1196	765	560	362
001	4000	1048	959	481	307	222	142	100	63
010	2000	524	166	81	52	40	26	19	12.3
011	1000	262	122.1	61.1	40.7	30.5	20.4	15.3	10.2
100	500	131	122.1	61.1	40.7	30.5	20.4	15.3	10.2
101	250	65	122.1	61.1	40.7	30.5	20.4	15.3	10.2
110	125	32.5	122.1	61.1	40.7	30.5	20.4	15.3	10.2

- (1) At least 1000 consecutive readings were used to calculate the peak-to-peak noise values in this table.
- (2) For data rates less than 2kSPS, the noise is rounded up to 1LSB. Input-referred LSB in volts = (2 × V<sub>REF</sub>/(Gain × 2<sup>16</sup>)).

#### **Table 3. Typical WCT Performance**

PARAMETER	ANY ONE (A, B, or C)	ANY TWO (A+B, A+C, or B+C)	ALL THREE (A+B+C)	UNIT
Noise	563	404	330	nV <sub>RMS</sub>
Power	36	40	44	μΑ
–3dB BW	30	59	89	kHz
Slew rate	BW limited	BW limited	BW limited	_



# **PIN CONFIGURATIONS**

# ZXG PACKAGE BGA-64 (TOP VIEW, SOLDER BUMPS ON BOTTOM SIDE)

Н	G	F	E	D	С	В	Α	
IN1P	IN2P	IN3P	IN4P	IN5P	IN6P	IN7P	IN8P	1
IN1N	IN2N	IN3N	IN4N	IN5N	IN6N	IN7N	IN8N	2
VREFP	VCAP4	TESTN_ PACE_OUT2	TESTP_ PACE_OUT1	WCT	RLDINV	RLDOUT	RLDIN	3
VREFN	RESV3	RESV2	RESV1	AVSS	RLDREF	AVDD ()	AVDD	4
VCAP1	PWDN (_)	GPIO1	GPIO4	AVSS	AVSS	AVSS	AVSS	5
VCAP2	RESET	DAISY_IN	GPIO3	DRDY	AVDD ( )	AVDD	AVDD	6
DGND	START	<del>cs</del>	GPIO2	DGND	DGND	VCAP3	AVDD1	7
DIN	CLK	SCLK	DOUT	DVDD ()	DVDD ()	CLKSEL ()	AVSS1	8

# **BGA PIN ASSIGNMENTS**

NAME	TERMINAL	FUNCTION	DESCRIPTION
IN8P <sup>(1)</sup>	1A	Analog input	Differential analog positive input 8 (ADS1198 only)
IN7P <sup>(1)</sup>	1B	Analog input	Differential analog positive input 7 (ADS1198 only)
IN6P <sup>(1)</sup>	1C	Analog input	Differential analog positive input 6 (ADS1196/8 only)
IN5P <sup>(1)</sup>	1D	Analog input	Differential analog positive input 5 (ADS1196/8 only)
IN4P <sup>(1)</sup>	1E	Analog input	Differential analog positive input 4
IN3P <sup>(1)</sup>	1F	Analog input	Differential analog positive input 3
IN2P <sup>(1)</sup>	1G	Analog input	Differential analog positive input 2
IN1P <sup>(1)</sup>	1H	Analog input	Differential analog positive input 1
IN8N <sup>(1)</sup>	2A	Analog input	Differential analog negative input 8 (ADS1198 only)
IN7N <sup>(1)</sup>	2B	Analog input	Differential analog negative input 7 (ADS1198 only)
IN6N <sup>(1)</sup>	2C	Analog input	Differential analog negative input 6 (ADS1196/8 only)
IN5N <sup>(1)</sup>	2D	Analog input	Differential analog negative input 5 (ADS1196/8 only)
IN4N <sup>(1)</sup>	2E	Analog input	Differential analog negative input 4
IN3N <sup>(1)</sup>	2F	Analog input	Differential analog negative input 3
IN2N <sup>(1)</sup>	2G	Analog input	Differential analog negative input 2
IN1N <sup>(1)</sup>	2H	Analog input	Differential analog negative input 1

(1) Connect unused analog inputs IN1x to IN8x to AVDD.


#### www.ti.com

# **BGA PIN ASSIGNMENTS (continued)**

NAME	TERMINAL	FUNCTION	DESCRIPTION
RLDIN	3A	Analog input	Right leg drive input to MUX. If unused, short to AVDD.
RLDOUT	3B	Analog output	Right leg drive output
RLDINV	3C	Analog input/output	Right leg drive inverting input
WCT	3D	Analog output	Wilson Center Terminal output
TESTP_PACE_OUT1	3E	Analog input/buffer output	Internal test signal/single-ended buffer output based on register settings. If unused, short to AVDD.
TESTN_PACE_OUT2	3F	Analog input/output	Internal test signal/single-ended buffer output based on register settings. If unused, short to AVDD.
VCAP4	3G	Analog output	Analog bypass capacitor
VREFP	3H	Analog input/output	Positive reference voltage
AVDD	4A	Supply	Analog supply
AVDD	4B	Supply	Analog supply
RLDREF	4C	Analog input	Right leg drive noninverting input
AVSS	4D	Supply	Analog ground
RESV1	4E	Digital input	Reserved for future use; must tie to logic low (DGND)
RESV2	4F	Analog output	Reserved for future use; leave floating
RESV3	4G	Analog output	Reserved for future use; leave floating
VREFN	4H	Analog input	Negative reference voltage
AVSS	5A	Supply	Analog ground
AVSS	5B	Supply	Analog ground
AVSS	5C	Supply	Analog ground
AVSS	5D	Supply	Analog ground
GPIO4	5E	Digital input/output	General-purpose input/output pin
GPIO1	5F	Digital input/output	General-purpose input/output pin
PWDN	5G	Digital input	Power-down; active low
VCAP1	5H	Analog input/output	Analog bypass capacitor
AVDD	6A	Supply	Analog supply
AVDD	6B	Supply	Analog supply
AVDD	6C	Supply	Analog supply
DRDY	6D	Digital output	Data ready; active low
GPIO3	6E	Digital input/output	General-purpose input/output pin
DAISY_IN <sup>(2)</sup>	6F	Digital input	Daisy-chain input
RESET	6G	Digital input	System reset; active low
VCAP2	6H		Analog bypass capacitor
AVDD1	7A	Supply	Analog supply for charge pump
VCAP3	7B	—	Analog supply for charge pump  Analog bypass capacitor, internally-generated AVDD + 1.9V
DGND	7C	Supply	Digital ground
DGND	7D	Supply	Digital ground
GPIO2	7B	Digital input/output	General-purpose input/output pin
CS	7E	Digital input	SPI chip select; active low
START	7G	Digital input  Digital input	Start conversion
DGND	7G 7H	Supply	Digital ground
AVSS1	8A	Supply	Analog ground for charge pump
CLKSEL	8B	Digital input	Master clock select
DVDD	8C		
DVDD	8D	Supply	Digital power supply
		Supply Digital output	Digital power supply
DOUT	8E	Digital output	SPI data out
SCLK	8F	Digital input	SPI clock
CLK	8G	Digital input/output	External master clock input or internal clock output
DIN	8H	Digital input	SPI data in

<sup>(2)</sup> When DAISY\_IN is not used, tie to logic '0'.





#### PAG PIN ASSIGNMENTS

NAME	TERMINAL	FUNCTION	DESCRIPTION	
IN8N <sup>(1)</sup>	1	Analog input	Differential analog negative input 8 (ADS1198 only)	
IN8P <sup>(1)</sup>	2	Analog input	Differential analog positive input 8 (ADS1198 only)	
IN7N <sup>(1)</sup>	3	Analog input	Differential analog negative input 7 (ADS1198 only)	
IN7P <sup>(1)</sup>	4	Analog input	Differential analog positive input 7 (ADS1198 only)	
IN6N <sup>(1)</sup>	5	Analog input	Differential analog negative input 6 (ADS1196/8 only)	
IN6P <sup>(1)</sup>	6	Analog input	Differential analog positive input 6 (ADS1196/8 only)	
IN5N <sup>(1)</sup>	7	Analog input	Differential analog negative input 5 (ADS1196/8 only)	
IN5P <sup>(1)</sup>	8	Analog input	Differential analog positive input 5 (ADS1196/8 only)	
IN4N <sup>(1)</sup>	9	Analog input	Differential analog negative input 4	
IN4P <sup>(1)</sup>	10	Analog input	Differential analog positive input 4	
IN3N <sup>(1)</sup>	11	Analog input	Differential analog negative input 3	
IN3P <sup>(1)</sup>	12	Analog input	Differential analog positive input 3	
IN2N <sup>(1)</sup>	13	Analog input	Differential analog negative input 2	
IN2P <sup>(1)</sup>	14	Analog input	Differential analog positive input 2	
IN1N <sup>(1)</sup>	15	Analog input	Differential analog negative input 1	
IN1P <sup>(1)</sup>	16	Analog input	Differential analog positive input 1	

Connect unused analog inputs IN1x to IN8x to AVDD. (1)


#### www.ti.com

# PAG PIN ASSIGNMENTS (continued)

NAME	TERMINAL	FUNCTION	DESCRIPTION	
TESTP_PACE_OUT1	17	Analog input/buffer output	Internal test signal/single-ended buffer output based on register settings	
TESTN_PACE_OUT2	18	Analog input/output	Internal test signal/single-ended buffer output based on register settings	
AVDD	19	Supply	Analog supply	
AVSS	20	Supply	Analog ground	
AVDD	21	Supply	Analog supply	
AVDD	22	Supply	Analog supply	
AVSS	23	Supply	Analog ground	
VREFP	24	Analog input/output	Positive reference voltage	
VREFN	25	Analog input	Negative reference voltage	
VCAP4	26	Analog output	Analog bypass capacitor	
NC	27	_	No connection; leave floating	
VCAP1	28	_	Analog bypass capacitor	
NC	29	_	No connection; leave floating	
VCAP2	30	_	Analog bypass capacitor	
RESV1	31	Digital input	Reserved for future use; must tie to logic low (DGND)	
AVSS	32	Supply	Analog ground	
DGND	33	Supply	Digital ground	
DIN	34	Digital input	SPI data in	
PWDN	35	Digital input	Power-down; active low	
RESET	36	Digital input	System reset; active low	
CLK	37	Digital input/output	External master clock input or internal clock output	
START	38	Digital input	Start conversion	
CS	39	Digital input	SPI chip select; active low	
SCLK	40	Digital input	SPI clock	
DAISY_IN	41	Digital input	Daisy-chain input. If not used, short to logic zero (DGND).	
GPIO1	42	Digital input/output	General-purpose input/output pin	
DOUT	43	Digital output	SPI data out	
GPIO2	44	Digital input/output	General-purpose input/output pin	
GPIO3	45	Digital input/output	General-purpose input/output pin	
GPIO4	46	Digital input/output	General-purpose input/output pin	
DRDY	47	Digital output	Data ready; active low	
DVDD	48	Supply	Digital power supply	
DGND	49	Supply	Digital ground	
DVDD	50	Supply	Digital power supply	
DGND	51	Supply	Digital ground	
CLKSEL	52	Digital input	Master clock select	
AVSS1	53	Supply	Analog ground	
AVDD1	54	Supply	Analog supply	
VCAP3	55	Analog	Analog bypass capacitor, internally generated AVDD + 1.9V	
AVDD	56	Supply	Analog supply	
AVSS	57	Supply	Analog ground	
AVSS	58	Supply	Analog ground for charge pump	
AVDD	59	Supply	Analog supply for charge pump	
RLDREF	60	Analog input	Right leg drive noninverting input	
RLDINV	61	Analog input/output	Right leg drive inverting input	
RLDIN	62	Analog input	Right leg drive input to MUX	
RLDOUT	63	Analog output	Right leg drive output	
WCT	64	Analog output	Wilson Center Terminal output	




#### **TIMING CHARACTERISTICS**



NOTE: SPI settings are CPOL = 0 and CPHA = 1.

Figure 1. Serial Interface Timing



NOTE: Daisy-chain timing is shown for the 8-channel ADS1198.

Figure 2. Daisy-Chain Interface Timing

# Timing Requirements For Figure 1 and Figure 2


Specifications apply from 0°C to +70°C. Load on  $D_{OUT}$  = 20pF || 100k $\Omega$ .

		2.7V ≤	2.7V ≤ DVDD ≤ 3.6V		1.65V ≤ DVDD ≤ 2.0V		
PARAMETER	DESCRIPTION	MIN	TYP MAX	MIN	TYP	MAX	UNIT
t <sub>CLK</sub>	Master clock period	414	514	414		514	ns
t <sub>CSSC</sub>	CS low to first SCLK; setup time	6		17			ns
t <sub>SCLK</sub>	SCLK period	50		66.6			ns
t <sub>SPWH, L</sub>	SCLK pulse width, high and low	15		25			ns
t <sub>DIST</sub>	DIN valid to SCLK falling edge; setup time	10		10			ns
t <sub>DIHD</sub>	Valid DIN after SCLK falling edge; hold time	10		11			ns
t <sub>DOHD</sub>	SCLK falling edge to invalid DOUT; hold time	10		10			ns
t <sub>DOPD</sub>	SCLK rising edge to DOUT valid; setup time		17			32	ns
t <sub>CSH</sub>	CS high pulse	2		2			t <sub>CLKs</sub>
t <sub>CSDOD</sub>	CS low to DOUT driven	8		20			ns
t <sub>SCCS</sub>	Eighth SCLK falling edge to CS high	4		4			t <sub>CLKs</sub>
t <sub>SDECODE</sub>	Command decode time	4		4			t <sub>CLKs</sub>
t <sub>CSDOZ</sub>	CS high to DOUT Hi-Z		10			20	ns
t <sub>DISCK2ST</sub>	DAISY_IN valid to SCLK rising edge; setup time	10		10			ns
t <sub>DISCK2HT</sub>	DAISY_IN valid after SCLK rising edge; hold time	10		10			ns



#### TYPICAL CHARACTERISTICS

All plots at  $T_A = +25$ °C, AVDD = 3V, AVSS = 0V, DVDD = 1.8V, internal VREFP = 2.4V, VREFN = AVSS, external clock = 2.048MHz, data rate = 500SPS, and gain = 6, unless otherwise noted.






AVDD = 3V

7

8

# TYPICAL CHARACTERISTICS (continued)

All plots at  $T_A = +25$ °C, AVDD = 3V, AVSS = 0V, DVDD = 1.8V, internal VREFP = 2.4V, VREFN = AVSS, external clock = 2.048MHz, data rate = 500SPS, and gain = 6, unless otherwise noted.




8 AVDD = 5V 7 6 Power (mW) 5 4 3 2 0 2 3 0


Figure 9.

Number of Channels Enabled Figure 10.

**ADS1198 CHANNEL POWER** 

#### 16nA LEADOFF CURRENT ACCURACY DISTRIBUTION









Figure 11.

Figure 12.





#### OVERVIEW

The ADS1194/6/8 are low-power, multichannel, simultaneously-sampling, 16-bit delta-sigma  $(\Delta\Sigma)$  analog-to-digital converters (ADCs) with integrated programmable gain amplifiers (PGAs). These devices integrate various ECG-specific functions that make them well-suited for scalable electrocardiogram (ECG), electroencephalography (EEG), and electromyography (EMG) applications. The devices can also be used in high-performance, multichannel data acquisition systems by powering down the ECG-specific circuitry.

The ADS1194/6/8 have a highly programmable multiplexer that allows for temperature, supply, input short, and RLD measurements. Additionally, the multiplexer allows any of the input electrodes to be programmed as the patient reference drive. The PGA gain can be chosen from one of seven settings (1, 2, 3, 4, 6, 8, and 12). The ADCs in the device offer data rates from 125SPS to 8kSPS. Communication to the device is accomplished using an SPI-compatible interface. The device provides four GPIO pins for general use. Multiple devices can be synchronized using the START pin.

The internal reference can be programmed to either 2.4V or 4V. The internal oscillator generates a 2.048MHz clock. The versatile right leg drive (RLD) block allows the user to choose the average of any combination of electrodes to generate the patient drive signal. Lead-off detection can be accomplished either by using a pull-up/pull-down resistor or a current source/sink. An internal ac lead-off detection feature is also available. The device supports both hardware pace detection and software pace detection. The Wilson center terminal (WCT) block can be used to generate the WCT point of the standard 12-lead ECG.

#### THEORY OF OPERATION

This section contains details of the ADS1194/6/8 internal functional elements; see Figure 14. The analog blocks are discussed first, followed by the digital interface. Blocks implementing ECG-specific functions are covered at the end.

Throughout this document,  $f_{CLK}$  denotes the frequency of the signal at the CLK pin,  $t_{CLK}$  denotes the period of the signal at the CLK pin,  $f_{DR}$  denotes the output data rate,  $t_{DR}$  denotes the time period of the output data, and  $t_{MOD}$  denotes the frequency at which the modulator samples the input.






Figure 14. Functional Block Diagram




#### **EMI FILTER**

An RC filter at the input acts as an electromagnetic interference (EMI) filter on all of the channels. The –3dB filter bandwidth is approximately 3MHz.

#### **INPUT MULTIPLEXER**

The ADS1194/6/8 input multiplexers are very flexible and provide many configurable signal switching options. Figure 15 shows the multiplexer on a single channel of the device. Note that the device has eight such blocks, one for each channel. TEST\_PACE\_OUT1, TEST\_PACE\_OUT2, and RLD\_IN are common to all eight blocks. VINP and VINN are separate for each of the eight blocks. This flexibility allows for significant device and sub-system diagnostics, calibration and configuration. Selection of switch settings for each channel is made by writing the appropriate values to the CHnSET[2:0] register (see the CHnSET: Individual Channel Settings section for details) and by writing the RLD\_MEAS bit in the CONFIG3 register (see the CONFIG3: Configuration Register 3 subsection of the Register Map section for details). More details of the ECG-specific features of the multiplexer are discussed in the Input Multiplexer subsection of the ECG-Specific Functions section.



(1) MVDD monitor voltage supply depends on channel number; see the *Supply Measurements (MVDDP, MVDDN)* section.

Figure 15. Input Multiplexer Block for One Channel



#### **Device Noise Measurements**

Setting CHnSET[2:0] = 001 sets the common-mode voltage of (AVDD - AVSS)/2 to both inputs of the channel. This setting can be used to test the inherent noise of the device in the user system.

#### Test Signals (TestP and TestN)

Setting CHnSET[2:0] = 101 provides internally-generated test signals for use in subsystem verification at power-up. This functionality allows the entire signal chain to be tested out. Although the test signals are similar to the CAL signals described in the IEC60601-2-51 specification, this feature is not intended for use in compliance testing.

Control of the test signals is accomplished through register settings (see the CONFIG2: Configuration Register 2 subsection in the Register Map section for details). TEST\_AMP controls the signal amplitude and TEST\_FREQ controls switching at the required frequency.

The test signals are multiplexed and transmitted out of the device at the TESTP\_PACE\_OUT1 and TESTN\_PACE\_OUT2 pins. A bit register, INT\_TEST = 0, deactivates the internal test signals so that the test signal can be driven externally. This feature allows the calibration of multiple devices with the same signal. The test signal feature cannot be used in conjunction with the external hardware pace feature (see the *External Hardware Approach* subsection of the *ECG-Specific Functions* section for details).

#### Auxiliary Differential Input (TESTP PACE OUT1, TESTN PACE OUT2)

When hardware pace detect is not used, the TESTP\_PACE\_OUT1 and TESPN\_PACE\_OUT2 signals can be used as a multiplexed differential input channel. These inputs can be multiplexed to any of the eight channels. The performance of the differential input signal fed through these pins is identical to the normal channel performance.

#### **Temperature Sensor (TempP, TempN)**

The ADS1194/6/8 contain an on-chip temperature sensor. This sensor uses two internal diodes with one diode having a current density 16x that of the other, as shown in Figure 16. The difference in current densities of the diodes yields a difference in voltage that is proportional to absolute temperature.

As a result of the low thermal resistance of the package to the printed circuit board (PCB), the internal device temperature tracks the PCB temperature closely. Note that self-heating of the ADS1194/6/8 causes a higher reading than the temperature of the surrounding PCB.

The scale factor of Equation 1 converts the temperature reading to  $^{\circ}$ C. Before using this equation, the temperature reading code must first be scaled to  $\mu$ V.

Temperature Sensor Monitor




Figure 16. Measurement of the Temperature Sensor in the Input



#### Supply Measurements (MVDDP, MVDDN)

Setting CHnSET[2:0] = 011 sets the channel inputs to different supply voltages of the device. For channels 1, 2, 5, 6, 7, and 8, (MVDDP – MVDDN) is  $[0.5 \times (AVDD - AVSS)]$ ; for channel 3 and 4, (MVDDP – MVDDN) is DVDD/2. Note that to avoid saturating the PGA while measuring power supplies, the gain must be set to '1'.

#### Lead-Off Excitation Signals (LoffP, LoffN)

The lead-off excitation signals are fed into the multiplexer before the switches. The comparators that detect the lead-off condition are also connected to the multiplexer block before the switches. For a detailed description of the lead-off block, refer to the *Lead-Off Detection* subsection in the *ECG-Specific Functions* section.

#### **Auxiliary Single-Ended Input**

The RLD\_IN pin is primarily used for routing the right leg drive signal to any of the electrodes in case the right leg drive electrode falls off. However, the RLD\_IN pin can be used as a multiple single-ended input channel. The signal at the RLD\_IN pin can be measured with respect to the voltage at the RLD\_REF pin using any of the eight channels. This measurement is done by setting the channel multiplexer setting to '010' and the RLD\_MEAS bit of the CONFIG3 register to '1'.

#### **ANALOG INPUT**

The analog input to the ADS1198 is fully differential. Assuming PGA = 1, the differential input (INP – INN) can span between  $-V_{REF}$  to  $+V_{REF}$ . Note that the absolute range for INP and INN must be between AVSS – 0.3 V and AVDD + 0.3 V. Refer to Table 6 for an explanation of the correlation between the analog input and the digital codes. There are two general methods of driving the analog input of the ADS1198: single-ended or differential, as shown in Figure 17 and Figure 18. When the input is single-ended, the INN input is held at the common-mode voltage, preferably at mid-supply. The INP input swings around the same common voltage and the peak-to-peak amplitude is the (common-mode +  $1/2V_{REF}$ ) and the (common-mode –  $1/2V_{REF}$ ). When the input is differential, the common-mode is given by (INP + INN)/2. Both the INP and INN inputs swing from (common-mode +  $1/2V_{REF}$ ) to common-mode –  $1/2V_{REF}$ ). For optimal performance, it is recommended that the ADS1198 be used in a differential configuration.




Figure 17. Methods of Driving the ADS1198: Single-Ended or Differential




Figure 18. Using the ADS1198 in the Single-Ended and Differential Input Modes



#### **PGA SETTINGS AND INPUT RANGE**

The PGA is a differential input/differential output amplifier, as shown in Figure 19. It has seven gain settings (1, 2, 3, 4, 6, 8, and 12) that can be set by writing to the CHnSET register (see the *CHnSET: Individual Channel Settings* subsection of the *Register Map* section for details). The ADS1194/6/8 have CMOS inputs and hence have negligible current noise. Table 4 shows the typical values of bandwidths for various gain settings. Note that Table 4 shows the small-signal bandwidth. For large signals, the performance is limited by the slew rate of the PGA.




Figure 19. PGA Implementation

Table 4. PGA Gain versus Bandwidth

GAIN	NOMINAL BANDWIDTH AT ROOM TEMPERATURE (kHz)
1	158
2	97
3	85
4	64
6	43
8	32
12	21

The resistor string of the PGA that implements the gain has  $120k\Omega$  of resistance for a gain of 6. This resistance provides a current path across the outputs of the PGA in the presence of a differential input signal. This current is in addition to the quiescent current specified for the device in the presence of differential signal at input.

#### Input Common-Mode Range

The usable input common-mode range of the front end depends on various parameters, including the maximum differential input signal, supply voltage, PGA gain, etc. This range is described in Equation 2:

$$\text{AVDD} - 0.2 - \left[ \frac{\text{Gain V}_{\text{MAX\_DIFF}}}{2} \right] > \text{CM} > \text{AVSS} + 0.2 + \left[ \frac{\text{Gain V}_{\text{MAX\_DIFF}}}{2} \right]$$

where:

V<sub>MAX DIFF</sub> = maximum differential signal at the input of the PGA

For example:

If  $V_{DD} = 3V$ , gain = 6, and  $V_{MAX\_DIFF} = 350 \text{mV}$ 

Then 1.25V < CM < 1.75V

(2)



#### Input Differential Dynamic Range

The differential (INP – INN) signal range depends on the analog supply and reference used in the system. This range is shown in Equation 3.

$$\text{Max (INP - INN)} < \frac{V_{\text{REF}}}{\text{Gain}} \quad \text{;} \qquad \text{Full-Scale Range} = \frac{\pm V_{\text{REF}}}{\text{Gain}} \tag{3}$$

The 3V supply, with a reference of 2.4V and a gain of 6 for ECGs, is optimized for power with a differential input signal of approximately 300mV. For higher dynamic range, a 5V supply with a reference of 4V (set by the VREF\_4V bit of the CONFIG3 register) can be used to increase the differential dynamic range.

#### **ADC** ΔΣ Modulator

Each channel of the ADS1194/6/8 has a 16-bit  $\Delta\Sigma$  ADC. This converter uses a second-order modulator optimized for low-power applications. The modulator samples the input signal at the rate of  $f_{MOD} = f_{CLK}/8$ . As in the case of any  $\Delta\Sigma$  modulator, the noise of the ADS1194/6/8 is shaped until  $f_{MOD}/2$ , as shown in Figure 20. The on-chip digital decimation filters explained in the next section can be used to filter out the noise at higher frequencies. These on-chip decimation filters also provide antialias filtering. This feature of the  $\Delta\Sigma$  converters drastically reduces the complexity of the analog antialiasing filters that are typically needed with nyquist ADCs.




Figure 20. Modulator Noise Spectrum Up To 0.5 × f<sub>MOD</sub>



#### DIGITAL DECIMATION FILTER

The digital filter receives the modulator output and decimates the data stream. By adjusting the amount of filtering, tradeoffs can be made between resolution and data rate: filter more for higher resolution, filter less for higher data rates. Higher data rates are typically used in ECG applications for implement software pace detection and ac lead-off detection.

The digital filter on each channel consists of a third-order sinc filter. The decimation ratio on the sinc filters can be adjusted by the DR bits in the CONFIG1 register (see the *Register Map* section for details). This setting is a global setting that affects all channels and, therefore, in a device all channels operate at the same data rate.

# Sinc Filter Stage (sinx/x)

The sinc filter is a variable decimation rate, third-order, low-pass filter. Data are supplied to this section of the filter from the modulator at the rate of  $f_{MOD}$ . The sinc filter attenuates the high-frequency noise of the modulator, then decimates the data stream into parallel data. The decimation rate affects the overall data rate of the converter.

Equation 4 shows the scaled Z-domain transfer function of the sinc filter.

$$|H(z)| = \left| \frac{1 - Z^{-N}}{1 - Z^{-1}} \right|^{3}$$
 (4)

The frequency domain transfer function of the sinc filter is shown in Equation 5.


$$|H(f)| = \frac{\sin\left(\frac{N\pi f}{f_{MOD}}\right)}{N \times \sin\left(\frac{\pi f}{f_{MOD}}\right)}$$

where:

N = decimation ratio (5)



The sinc filter has notches (or zeroes) that occur at the output data rate and multiples thereof. At these frequencies, the filter has infinite attenuation. Figure 21 shows the frequency response of the sinc filter and Figure 22 shows the roll-off of the sinc filter. With a step change at input, the filter takes 3 × t<sub>DR</sub> to settle. The fourth DRDY pulse is settled data. After a rising edge of the START signal, the filter takes t<sub>SETTLE</sub> time to give the first data output. The settling time of the filters at various data rates are discussed in the START subsection of the SPI Interface section. Figure 23 and Figure 24 show the filter transfer function until f<sub>MOD</sub>/2 and f<sub>MOD</sub>/16, respectively, at different data rates. Figure 25 shows the transfer function extended until 4 × f<sub>MOD</sub>. It can be seen that the passband of the ADS1194/6/8 repeats itself at every f<sub>MOD</sub>. The input R-C anti-aliasing filters in the system should be chosen such that any interference in frequencies around multiples of f<sub>MOD</sub> are attenuated sufficiently.



-0.5 -1.0Gain (dB) -1.5 -2.0 -2.5 -3.0 0.05 0.20 0.25 0.30 0.35 0.10 0.15 Normalized Frequency (f<sub>IN</sub>/f<sub>DR</sub>)

Figure 21. Sinc Filter Frequency Response




Figure 22. Sinc Filter Roll-Off




Figure 23. Transfer Function of On-Chip **Decimation Filters Until f<sub>MOD</sub>/2** 

Figure 24. Transfer Function of On-Chip Decimation Filters Until f<sub>MOD</sub>/16





Figure 25. Transfer Function of On-Chip Decimation Filters Until  $4f_{MOD}$  for DR[2:0] = 000 and DR[2:0] = 110



#### REFERENCE

Figure 26 shows a simplified block diagram of the internal reference of the ADS1194/6/8. The reference voltage is generated with respect to AVSS. When using the internal voltage reference, connect VREFN to AVSS.



(1) For  $V_{REF} = 2.4$ :  $R1 = 12.5k\Omega$ ,  $R2 = 25k\Omega$ , and  $R3 = 25k\Omega$ . For  $V_{REF} = 4V$ :  $R1 = 10.5k\Omega$ ,  $R2 = 15k\Omega$ , and  $R3 = 35k\Omega$ .

Figure 26. Internal Reference

The external band-limiting capacitors determine the amount of reference noise contribution. For high-end ECG systems, the capacitor values should be chosen such that the bandwidth is limited to less than 10Hz, so that the reference noise does not dominate the system noise. When using a 3V analog supply, the internal reference must be set to 2.4V. In case of a 5V analog supply, the internal reference can be set to 4V by setting the VREF\_4V bit in the CONFIG2 register.

Alternatively, the internal reference buffer can be powered down and VREFP can be applied externally. Figure 27 shows a typical external reference drive circuitry. Power-down is controlled by the PD\_REFBUF bit in the CONFIG3 register. This power-down is also used to share internal references when two devices are cascaded. By default the device wakes up in external reference mode.




Figure 27. External Reference Driver



#### **CLOCK**

The ADS1194/6/8 provide two different methods for device clocking: internal and external. Internal clocking is ideally suited for low-power, battery-powered systems. The internal oscillator is trimmed for accuracy at room temperature. Over the specified temperature range the accuracy varies; see the Electrical Characteristics. Clock selection is controlled by the CLKSEL pin and the CLK\_EN register bit.

The CLKSEL pin selects either the internal or external clock. The CLK\_EN bit in the CONFIG1 register enables and disables the oscillator clock to be output in the CLK pin. A truth table for these two pins is shown in Table 5. The CLK\_EN bit is useful when multiple devices are used in a daisy-chain configuration. It is recommended that during power-down the external clock be shut down to save power.

Table 5. CLKSEL Pin and CLK\_EN Bit

CLKSEL PIN	CONFIG1.CLK_EN BIT	CLOCK SOURCE	CLK PIN STATUS
0	X	External clock	Input: external clock
1	0	Internal clock oscillator	3-state
1	1	Internal clock oscillator	Output: internal clock oscillator

#### **DATA FORMAT**

The ADS1194/6/8 outputs 16 bits of data per channel in binary twos complement format, MSB first. The LSB has a weight of  $V_{REF}/(2^{15} - 1)$ . A positive full-scale input produces an output code of 7FFFh and the negative full-scale input produces an output code of 8000h. The output clips at these codes for signals exceeding full-scale. Table 6 summarizes the ideal output codes for different input signals.

Table 6. Ideal Input Code versus Input Signal (1)

INPUT SIGNAL, V <sub>IN</sub> (AINP – AINN)	IDEAL OUTPUT CODE(2)
≥ V <sub>REF</sub>	7FFFh
+V <sub>REF</sub> /(2 <sup>15</sup> - 1)	0001h
0	0000h
-V <sub>REF</sub> /(2 <sup>15</sup> - 1)	FFFFh
$\leq -V_{REF} (2^{15}/2^{15} - 1)$	8000h

- (1) Assumes gain = 1.
- (2) Excludes effects of noise, linearity, offset, and gain error.



#### **SPI INTERFACE**

The SPI-compatible serial interface consists of four signals:  $\overline{CS}$ , SCLK, DIN, and DOUT. The interface reads conversion data, reads and writes registers, and controls the ADS1194/6/8 operation. The DRDY output is used as a status signal to indicate when data are ready.  $\overline{DRDY}$  goes low when new data are available.

# Chip Select (CS)

Chip select ( $\overline{CS}$ ) selects the ADS1194/6/8 for SPI communication.  $\overline{CS}$  must remain low for the entire duration of the serial communication. After the serial communication is finished, always wait eight or more  $t_{CLK}$  cycles before taking  $\overline{CS}$  high. When  $\overline{CS}$  is taken high, the serial interface is reset, SCLK and DIN are ignored, and  $\overline{DOUT}$  enters a high-impedance state.  $\overline{DRDY}$  asserts when data conversion is complete, regardless of whether  $\overline{CS}$  is high or low.

#### Serial Clock (SCLK)

SCLK is the serial peripheral interface (SPI) serial clock. It is used to shift in commands and shift out data from the device. The serial clock (SCLK) features a Schmitt-triggered input and clocks data on the DIN and DOUT pins into and out of the ADS1194/6/8. Even though the input has hysteresis, it is recommended to keep SCLK as clean as possible to prevent glitches from accidentally shifting the data. The absolute maximum limit for SCLK is specified in the *Serial Interface Timing* table. When shifting in commands with SCLK, make sure that the entire set of SCLKs is issued to the device. Failure to do so results in the device being placed into an unknown state, requiring  $\overline{CS}$  to be taken high to recover.

For a single device, the minimum speed needed for the SCLK depends on the number of channels, number of bits of resolution, and output data rate. (For multiple cascaded devices, see the *Standard Mode* subsection of the *Multiple Device Configuration* section.)

 $t_{SCLK} < (t_{DR} - 4t_{CLK})/(N_{BITS} \times N_{CHANNELS} + 24)$ 

For example, if the ADS1198 is used in a 500SPS mode (8 channels, 16-bit resolution), the minimum SCLK speed is 80kHz.

Data retrieval can be done either by putting the device in RDATAC mode or by issuing a RDATA command for data on demand. The above SCLK rate limitation applies to RDATAC. For the RDATA command, the limitation applies if data must be read in between two consecutive DRDY signals. The above calculation assumes that there are no other commands issued in between data captures.

#### Data Input (DIN)

The data input pin (DIN) is used along with SCLK to send data to the ADS1194/6/8 (opcode commands and register data). The device latches data on DIN on the falling edge of SCLK.



#### **Data Output (DOUT)**

The data output pin (DOUT) is used with SCLK to read conversion and register data from the ADS1194/6/8. Data on DOUT are shifted out on the rising edge of SCLK. DOUT goes to a high-impedance state when  $\overline{\text{CS}}$  is high. In read data continuous mode (see the *SPI Command Definitions* section for more details), the DOUT output line also indicates when new data are available. This feature can be used to minimize the number of connections between the device and the system controller. The START signal must be high or the START command must be issued before retrieving data from the device.

Figure 28 shows the data output protocol for ADS1198.




Figure 28. SPI Bus Data Output for the ADS1198 (8-Channels)

#### **Data Retrieval**

Data retrieval can be accomplished in one of two methods. The read data continuous command can be used to set the device in a mode to read the data continuously without sending opcodes. The read data command can be used to read just one data output from the device (see the *SPI Command Definitions* section for more details). The conversion data are read by shifting the data out on DOUT. The MSB of the data on DOUT is clocked out on the first SCLK rising edge. DRDY returns to high on the first SCLK falling edge. DIN should remain low for the entire read operation.

The number of bits in the data output depends on the number of channels and the number of bits per channel. For the ADS1198, the number of data outputs is (24 status bits + 16 bits × 8 channels = 152 bits) for all data rates. The format of the 24 status bits is: (1100 + LOFF\_STATP + LOFF\_STATN + bits[4:7] of the GPIO register). The data format for each channel data are twos complement and MSB first. When channels are powered down using the user register setting, the corresponding channel output is set to '0'. However, the sequence of channel outputs remains the same. For the ADS1194 and the ADS1196, the last four and two channel outputs shown in Figure 28 are zeros. Status and GPIO register bits are loaded into the 24-bit status word  $2t_{CLK}$ s before  $\overline{DRDY}$  goes low.

The ADS1194/6/8 also provide a multiple readback feature. The data can be read out multiple times by simply giving more SCLKs, in which case the MSB data byte repeats after reading the last byte. The DAISY\_EN bit in CONFIG1 register must be set to '1' for multiple readbacks.



# Data Ready (DRDY)

DRDY is an output. When it transitions low, new conversion data are ready. The  $\overline{CS}$  signal has no effect on the data ready signal. The behavior of  $\overline{DRDY}$  is determined by whether the device is in RDATAC mode or the RDATA command is being used to read data on demand. (See the *RDATAC: Read Data Continuous* and *RDATA: Read Data* subsections of the  $\overline{SPI}$  Command Definitions section for further detials). Regardless of the status of the  $\overline{CS}$  signal, a rising edge on SCLK pulls  $\overline{DRDY}$  high. Hence, when using multiple devices in the SPI bus, it is recommended that SCLK be gated with  $\overline{CS}$ . When reading data with the RDATA command, the read operation can overlap the occurrence of the next  $\overline{DRDY}$  without data corruption. The START pin or the START command is used to place the device either in normal data capture mode or pulse data capture mode. Figure 29 shows the relationship between  $\overline{DRDY}$ ,  $\overline{DOUT}$ , and SCLK during data retrieval (in case of an ADS1198). DOUT is latched at the rising edge of SCLK.  $\overline{DRDY}$  is pulled high at the falling edge of SCLK. Note that  $\overline{DRDY}$  goes high on the first falling edge SCLK regardless of whether data are being retrieved from the device or a command is being sent through the DIN pin.




Figure 29. DRDY with Data Retrieval (CS = 0 in RDATA Mode)

#### **GPIO**

The ADS1194/6/8 have a total of four general-purpose digital I/O (GPIO) pins available in the normal mode of operation. The digital I/O pins are individually configurable as either inputs or as outputs through the GPIOC bits register. The GPIOD bits in the GPIO register control the level of the pins. When reading the GPIOD bits, the data returned are the level of the pins, whether they are programmed as inputs or outputs. When the GPIO pin is configured as an input, a write to the corresponding GPIOD bit has no effect. When configured as an output, a write to the GPIOD bit sets the output value.

If configured as inputs, these pins must be driven (do not float). The GPIO pins are set as inputs after power-on or after a reset. Figure 30 shows the GPIO port structure.

GPIO1 can be used as the PACEIN signal; GPIO2 is multiplexed with RESP\_BLK signal; GPIO3 is multiplexed with the RESP signal; and GPIO4 is multiplexed with the RESP\_PH signal.




Figure 30. GPIO Port Pin

### Power-Down (PWDN)

When PWDN is pulled low, all on-chip circuitry is powered down. To exit power-down mode, take the PWDN pin high. Upon exiting from power-down mode, the internal oscillator and the reference require a wake-up time. It is recommended that during power-down the external clock is shut down to save power.



#### Reset (RESET)

There are two methods to reset the ADS1194/6/8: pull the RESET pin low, or send the RESET opcode command. When using the RESET pin, take it low to force a reset. Make sure to follow the minimum pulse width timing specifications before taking the RESET pin back high. The RESET command takes effect on the eighth SCLK falling edge of the opcode command. On reset it takes 18 CLK cycles to complete initialization of the configuration registers to the default states and start the conversion cycle. Note that an internal RESET is automatically issued to the digital filter whenever registers CONFIG1 and RESP are set to a new value with a WREG command.

#### START

The START pin must be set high for at least two t<sub>CLK</sub>s, or the START command sent, to begin <u>conversions</u>. When START is low, or if the START command has not been sent, the device does not issue a <u>DRDY</u> signal (conversions are halted).

When using the START opcode to control conversion, hold the START pin low. The ADS1194/6/8 feature two modes to control conversion: continuous mode and single-shot mode. The mode is selected by SINGLE\_SHOT (bit 3 of the CONFIG4 register). In multiple device configurations the START pin is used to synchronize devices (see the *Multiple Device Configuration* subsection of the *SPI Interface* section for more details).

#### Settling Time

The settling time ( $t_{SETTLE}$ ) is the time it takes for the converter to output fully settled data when START signal is pulled high. Once START is pulled high,  $\overline{DRDY}$  is also pulled high. The next falling edge of  $\overline{DRDY}$  indicates that data are ready. Figure 31 shows the timing diagram and Table 7 shows the settling time for different data rates. The settling time depends on  $f_{CLK}$  and the decimation ratio (controlled by the DR[2:0] bits in the CONFIG1 register). Table 6 describes the settling time as a function of  $t_{CLK}$ . Note that when START is held high and there is a step change in the input signal, it takes 3 ×  $t_{DR}$  for the filter to settle to the new value. Settled data are available on the fourth  $\overline{DRDY}$  pulse. This time must be considered when trying to measure narrow pace pulses for pacer detection.




Figure 31. Settling Time

Table 7. Settling Time for Different Data Rates


DR[2:0]	SETTLING TIME	UNIT
000	1160	t <sub>CLK</sub>
001	2312	t <sub>CLK</sub>
010	4616	t <sub>CLK</sub>
011	9224	t <sub>CLK</sub>
100	18440	t <sub>CLK</sub>
101	36872	t <sub>CLK</sub>
110	73736	t <sub>CLK</sub>



#### Continuous Mode


Conversions begin when the START pin is taken high for at least two  $t_{\text{CLK}}$ s or when the START opcode command is sent. As seen in Figure 32, the  $\overline{\text{DRDY}}$  output goes high when conversions are started and goes low when data are ready. Conversions continue indefinitely until the START pin is taken low or the STOP opcode command is transmitted. When the START pin is pulled low or the stop command is issued, the conversion in progress is allowed to complete. Figure 33 and Table 8 show the required timing of  $\overline{\text{DRDY}}$  to the START pin and the START/STOP opcode commands when controlling conversions in this mode. To keep the converter running continuously, the START pin can be permanently tied high. Note that when switching from pulse mode to continuous mode, the START signal is pulsed or a STOP command must be issued followed by a START command.

This conversion mode is ideal for applications that require a fixed continuous stream of conversion results.



(1) START and STOP opcode commands take effect on the seventh SCLK falling edge.

Figure 32. Continuous Conversion Mode



(1) START and STOP commands take effect on the seventh SCLK falling edge at the end of the opcode transmission.

Figure 33. START to DRDY Timing

Table 8. Timing Characteristics for Figure 33<sup>(1)</sup>

SYMBOL	DESCRIPTION	MIN	UNIT
t <sub>SDSU</sub>	START pin low or STOP opcode to DRDY setup time to halt further conversions	16	1/f <sub>CLK</sub>
t <sub>DSHD</sub>	START pin low or STOP opcode to complete current conversion	16	1/f <sub>CLK</sub>

(1) START and STOP commands take effect on the seventh SCLK falling edge at the end of the opcode transmission.



#### Single-Shot Mode

The single-shot mode is enabled by setting the SINGLE\_SHOT bit in CONFIG4 register to '1'. In single-shot mode, the ADS1194/6/8 perform a single conversion when the START pin is taken high for at least two t<sub>CLK</sub>s, or when the START opcode command is sent. As seen in Figure 34, when a conversion is complete, DRDY goes low and further conversions are stopped. Regardless of whether the conversion data are read or not, DRDY remains low. To begin a new conversion, take the START pin low and then back high, or transmit the START opcode again. Note that when switching from continuous mode to pulse mode, make sure the START signal is pulsed or issue a STOP command followed by a START command.




Figure 34. DRDY with No Data Retrieval in Single-Shot Mode

This conversion mode is provided for applications that require a non-standard or non-continuous data rate. Issuing a START command or toggling the START pin high resets the digital filter, effectively dropping the data rate by a factor of four. This mode leaves the system more susceptible to aliasing effects, requiring more complex analog or digital filtering. Loading on the host processor increases because it must toggle the START pin or send a START command to initiate a new conversion cycle.

#### MULTIPLE DEVICE CONFIGURATION


The ADS1194/6/8 are designed to provide configuration flexibility when multiple devices are used in a system. The SPI interface typically needs four signals: DIN, DOUT, SCLK, and  $\overline{\text{CS}}$ . With one additional chip select signal per device, multiple devices can be connected together. The number of signals needed to interface n devices is 3 + n.

The right-leg drive amplifiers can be daisy-chained as explained in the *RLD Configuration with Multiple Devices* subsection of the *ECG-Specific Functions* section. To use the internal oscillator in a daisy-chain configuration, one of the devices must be set as the master for the clock source with the internal oscillator enabled (CLKSEL pin = 1) and the internal oscillator clock brought out of the device by setting the CLK\_EN register bit. This master device clock is used as the external clock source for the other devices.



When using multiple devices, the devices can be synchronized with the START signal. The delay from START to the DRDY signal is fixed for a fixed data rate (see the *START* subsection of the *SPI Interface* section for more details on the settling times). Figure 35 shows the behavior of two devices when synchronized with the START signal.

There are two ways to connect multiple devices with a optimal number of interface pins: cascade mode and daisy-chain mode.






Figure 35. Synchronizing Multiple Converters




#### **Standard Mode**

Figure 36a shows a configuration with two devices cascaded together. One of the devices is an ADS1198 (eight-channel) and the other is an ADS1194 (four-channel). Together, they create a system with 12 channels. DOUT, SCLK, and DIN are shared. Each device has its own chip select. When a device is not selected by the corresponding  $\overline{\text{CS}}$  being driven to logic 1, the DOUT of this device is high-impedance. This structure allows the other device to take control of the DOUT bus. This configuration method is suitable for the majority of applications.

#### **DAISY-CHAIN MODE**

Daisy-chain mode is enabled by setting the DAISY\_EN bit in the CONFIG1 register. Figure 36b shows the daisy-chain configuration. In this mode SCLK, DIN, and CS are shared across multiple devices. The DOUT of one device is hooked up to the DAISY\_IN of the other device, thereby creating a chain. One extra SCLK must be issued in between each data set. Also, when using daisy-chain mode the multiple readback feature is not available. Short the DAISY\_IN pin to digital ground if not used. Figure 2 (Daisy-Chain Interface Timing) describes the required timing for the ADS1198 shown in Figure 36. Data from the ADS1198 appear first on DOUT, followed by a don't care bit, and finally by the status and data words from the ADS1194.



(1) To reduce pin count, set the START pin low and use the START serial command to synchronize and start conversions.

Figure 36. Multiple Device Configurations

In a case where all devices in the chain operate in the same register setting, DIN can be shared as well and thereby reduce the SPI communication signals to four, regardless of the number of devices. However, because the individual devices cannot be programmed, the RLD driver cannot be shared among the multiple devices. Furthermore, an external clock must be used.



Note that from Figure 2, the SCLK rising edge shifts data out of the ADS1194/6/8 on DOUT. The SCLK rising edge is also used to latch data into the device DAISY\_IN pin down the chain. This architecture allows for a faster SCLK rate speed, but it also makes the interface sensitive to board level signal delays. The more devices in the chain, the more challenging it could become to adhere to setup and hold times. A star pattern connection of SCLK to all devices, minimizing length of DOUT, and other PCB layout techniques help. Placing delay circuits such as buffers between DOUT and DAISY\_IN are ways to mitigate this challenge. One other option is to insert a D flip-flop between DOUT and DAISY\_IN clocked on an inverted SCLK. Note also that daisy-chain mode requires some software overhead to recombine data bits spread across byte boundaries. Figure 37 shows a timing diagram for the daisy-chain mode.




Figure 37. Daisy-Chain Timing

The maximum number of devices that can be daisy-chained depends on the data rate at which the device is being operated. The maximum number of devices can be approximately calculated with Equation 6.

$$N_{DEVICES} = \frac{f_{SCLK}}{f_{DR} (N_{BITS})(N_{CHANNELS}) + 24}$$

where:

 $N_{\text{BITS}}$  = device resolution (depends on data rate), and

$$N_{CHANNELS}$$
 = number of channels in the device (4, 6, or 8). (6)

For example, when the ADS1198 (eight-channel, 16-bit version) is operated at a 2kSPS data rate with a 4MHz  $f_{SCLK}$ , 15 devices can be daisy-chained.



#### SPI COMMAND DEFINITIONS

The ADS1194/6/8 provide flexible configuration control. The opcode commands, summarized in Table 9, control and configure the operation of the ADS1194/6/8. The opcode commands are stand-alone, except for the register read and register write operations that require a second command byte plus data.  $\overline{CS}$  can be taken high or held low between opcode commands but must stay low for the entire command operation (especially for multi-byte commands). System opcode commands and the RDATA command are decoded by the ADS1194/6/8 on the seventh falling edge of SCLK. The register read/write opcodes are decoded on the eighth SCLK falling edge. Be sure to follow SPI timing requirements when pulling  $\overline{CS}$  high after issuing a command.

**Table 9. Command Definitions** 

COMMAND	DESCRIPTION	FIRST BYTE	SECOND BYTE
System Comma	nds		
WAKEUP	Wake-up from standby mode. NOP command in normal mode.	0000 0010 (02h)	
STANDBY	Enter standby mode	0000 0100 (04h)	
RESET	Reset the device	0000 0110 (06h)	
START	Start/restart (synchronize) conversions	0000 1000 (08h)	
STOP	Stop conversion	0000 1010 (0Ah)	
Data Read Com	mands		
RDATAC	Enable Read Data Continuous mode. This mode is the default mode at power-up. (1)	0001 0000 (10h)	
SDATAC	Stop Read Data Continuously mode	0001 0001 (11h)	
RDATA	Read data by command; supports multiple read back.	0001 0010 (12h)	
Register Read (	Commands		
RREG	Read <i>n nnnn</i> registers starting at address <i>rrrr</i>	001 <i>r rrrr</i> (2xh) <sup>(2)</sup>	000 <i>n nnnn</i> <sup>(2)</sup>
WREG	Write <i>n nnnn</i> registers starting at address <i>rrrr</i>	010 <i>r rrrr</i> (4xh) <sup>(2)</sup>	000 <i>n nnnn</i> <sup>(2)</sup>

<sup>(1)</sup> When in RDATAC mode, the RREG command is ignored.

#### **WAKEUP: Exit STANDBY Mode**

This opcode exits the low-power standby mode; see the *STANDBY: Enter STANDBY Mode* subsection of the *SPI Command Definitions* section. Time is required when exiting standby mode (see the Electrical Characteristics for details). **There are no restrictions on the SCLK rate for this command and it can be issued any time.** Any following command must be sent after 4 CLK cycles.

#### **STANDBY: Enter STANDBY Mode**

This opcode command enters the low-power standby mode. All parts of the circuit are shut down except for the reference section. The standby mode power consumption is specified in the Electrical Characteristics. There are no restrictions on the SCLK rate for this command and it can be issued any time.

#### **RESET: Reset Registers to Default Values**

This command resets the digital filter cycle and returns all register settings to the default values. See the *Reset (RESET)* subsection of the *SPI Interface* section for more details. There are no restrictions on the SCLK rate for this command and it can be issued any time. It takes 18 CLK cycles to execute the RESET command. Avoid sending any commands during this time.

# **START: Start Conversions**

This opcode starts data conversions. Tie the START pin low to control conversions by command. If conversions are in progress this command has no effect. The STOP opcode command is used to stop conversions. If the START command is immediately followed by a STOP command then have a gap of 4 CLK cycles between them. When the START opcode is sent to the device, keep the START pin low until the STOP command is issued. (See the *START* subsection of the *SPI Interface* section for more details.) There are no restrictions on the SCLK rate for this command and it can be issued any time.

<sup>(2)</sup> n nnnn = number of registers to be read/written – 1. For example, to read/write three registers, set nnnn = 0 (0010). rrrr = starting register address for read/write opcodes.




#### STOP: Stop Conversions

This opcode stops conversions. Tie the START pin low to control conversions by command. When the STOP command is sent, the conversion in progress completes and further conversions are stopped. If conversions are already stopped, this command has no effect. There are no restrictions on the SCLK rate for this command and it can be issued any time.

#### **RDATAC: Read Data Continuous**

This opcode enables the output of conversion data on each  $\overline{DRDY}$  without the need to issue subsequent read data opcodes. This mode places the conversion data in the output register and may be shifted out directly. The read data continuous mode is the default mode of the device and the device defaults in this mode on power-up.

RDATAC mode is cancelled by the Stop Read Data Continuous command. If the device is in RDATAC mode, a SDATAC command must be issued before any other commands can be sent to the device. There is no restriction on the SCLK rate for this command. However, the subsequent data retrieval SCLKs or the SDATAC opcode command should wait at least 4 CLK cycles. The timing for RDATAC is shown in Figure 38. As Figure 38 shows, there is a *keep out* zone of 4 CLK cycles around the DRDY pulse where this command cannot be issued in. If no data are retrieved from the device, DOUT and DRDY behave similarly in this mode. To retrieve data from the device after RDATAC command is issued, make sure either the START pin is high or the START command is issued. Figure 38 shows the recommended way to use the RDATAC command. RDATAC is ideally suited for applications such as data loggers or recorders where registers are set once and do not need to be re-configured.



(1)  $t_{UPDATE} = 4/f_{CLK}$ . Do not read data during this time.

Figure 38. RDATAC Usage

#### **SDATAC: Stop Read Data Continuous**

This opcode cancels the Read Data Continuous mode. There is no restriction on the SCLK rate for this command, but the following command must wait for 4 CLK cycles.



#### **RDATA: Read Data**

Issue this command after  $\overline{DRDY}$  goes low to read the conversion result (in Stop Read Data Continuous mode). There is no restriction on the SCLK rate for this command, and there is no wait time needed for the subsequent commands or data retrieval SCLKs. To retrieve data from the device after RDATA command is issued, make sure either the START pin is high or the START command is issued. When reading data with the RDATA command, the read operation can overlap the occurrence of the next  $\overline{DRDY}$  without data corruption. Figure 39 shows the recommended ways to use the RDATA command. RDATA is best suited for ECG and EEG type systems, where register setting must be read or changed often between conversion cycles.




Figure 39. RDATA Usage

#### **Sending Multi-Byte Commands**

The ADS1194/6/8 serial interface decodes commands in bytes and requires four CLK cycles to decode and execute. Therefore, when sending multi-byte commands, a period of four CLKs must separate the end of one byte (or opcode) and the next.

Assume CLK is 2.048MHz, then  $t_{SDECODE}$  (4  $t_{CLK}$ ) is 1.96 $\mu$ s. When SCLK is 16MHz, one byte can be transferred in 500ns. This byte transfer time does not meet the  $t_{SDECODE}$  specification; therefore, a delay must be inserted so the end of the second byte arrives 1.46 $\mu$ s later. If SCLK is 4MHz, one byte is transferred in 2 $\mu$ s. Because this transfer time exceeds the  $t_{SDECODE}$  specification, the processor can send subsequent bytes without delay. In this later scenario, the serial port can be programmed to cease single-byte transfer per cycle to multiple bytes.



#### RREG: Read From Register

This opcode reads register data. The Register Read command is a two-byte opcode followed by the output of the register data. The first byte contains the command opcode and the register address. The second byte of the opcode specifies the number of registers to read – 1.

First opcode byte: 0010 rrrr, where rrrr is the starting register address.

Second opcode byte: 000*n nnnn*, where *n nnnn* is the number of registers to read – 1.

The 17th SCLK rising edge of the operation clocks out the MSB of the first register, as shown in Figure 40. When the device is in read data continuous mode it is necessary to issue a SDATAC command before RREG command can be issued. RREG command can be issued any time. However, because this command is a multi-byte command, there are restrictions on the SCLK rate depending on the way the SCLKs are issued. See the Serial Clock (SCLK) subsection of the SPI Interface section for more details. Note that CS must be low for the entire command.




Figure 40. RREG Command Example: Read Two Registers Starting from Register 00h (ID Register) (OPCODE 1 = 0010 0000, OPCODE 2 = 0000 0001)

## **WREG: Write to Register**

This opcode writes register data. The Register Write command is a two-byte opcode followed by the input of the register data. The first byte contains the command opcode and the register address.

The second byte of the opcode specifies the number of registers to write -1.

First opcode byte: 0100 rrrr, where rrrr is the starting register address.

Second opcode byte: 000*n* nnnn, where *n* nnnn is the number of registers to write – 1.

After the opcode bytes, the register data follows (in MSB-first format), as shown in Figure 41. WREG command can be issued any time. However, because this command is a multi-byte command, there are restrictions on the SCLK rate depending on the way the SCLKs are issued. See the Serial Clock (SCLK) subsection of the SPI Interface section for more details. Note that  $\overline{CS}$  must be low for the entire command.




Figure 41. WREG Command Example: Write Two Registers Starting from 00h (ID Register) (OPCODE 1 = 0100 0000, OPCODE 2 = 0000 0001)



### **REGISTER MAP**

Table 10 describes the various ADS1194/6/8 registers.

## **Table 10. Register Assignments**

ADDRESS	REGISTER	RESET VALUE (Hex)	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
	gs (Read-Only Regis		5.1.1	5	5.10	5.1.4	511 0	511 2	511 1	50
00h	ID	XX	DEV_ID5	DEV_ID4	DEV_ID3	1	0	DEV_ID2	DEV_ID1	DEV_ID0
Global Settin	gs Across Channels	1		I .			l			
01h	CONFIG1	04	0	DAISY_EN	CLK_EN	0	0	DR2	DR1	DR0
02h	CONFIG2	20	0	0	1	INT_TEST	0	TEST_AMP	TEST_FREQ1	TEST_FREQ
03h	CONFIG3	40	PD_REFBUF	1	VREF_4V	RLD_MEAS	RLDREF_INT	PD_RLD	RLD_LOFF_ SENS	RLD_STAT
04h	LOFF	00	COMP_TH2	COMP_TH1	COMP_TH0	VLEAD_OFF_ EN	ILEAD_OFF1	ILEAD_OFF0	FLEAD_OFF1	FLEAD_OFF0
Channel-Spe	cific Settings									
05h	CH1SET	00	PD1	GAIN12	GAIN11	GAIN10	0	MUXn2	MUXn1	MUXn0
06h	CH2SET	00	PD2	GAIN22	GAIN21	GAIN20	0	MUX22	MUX21	MUX20
07h	CH3SET	00	PD3	GAIN32	GAIN31	GAIN30	0	MUX32	MUX31	MUX30
08h	CH4SET	00	PD4	GAIN42	GAIN41	GAIN40	0	MUX42	MUX41	MUX40
09h	CH5SET <sup>(1)</sup>	00	PD5	GAIN52	GAIN51	GAIN50	0	MUX52	MUX51	MUX50
0Ah	CH6SET <sup>(1)</sup>	00	PD6	GAIN62	GAIN61	GAIN60	0	MUX62	MUX61	MUX60
0Bh	CH7SET <sup>(1)</sup>	00	PD7	GAIN72	GAIN71	GAIN70	0	MUX72	MUX71	MUX70
0Ch	CH8SET <sup>(1)</sup>	00	PD8	GAIN82	GAIN81	GAIN80	0	MUX82	MUX81	MUX80
0Dh	RLD_SENSP (2)	00	RLD8P <sup>(1)</sup>	RLD7P <sup>(1)</sup>	RLD6P <sup>(1)</sup>	RLD5P <sup>(1)</sup>	RLD4P	RLD3P	RLD2P	RLD1P
0Eh	RLD_SENSN (2)	00	RLD8N <sup>(1)</sup>	RLD7N <sup>(1)</sup>	RLD6N <sup>(1)</sup>	RLD5N <sup>(1)</sup>	RLD4N	RLD3N	RLD2N	RLD1N
0Fh	LOFF_SENSP (2)	00	LOFF8P	LOFF7P	LOFF6P	LOFF5P	LOFF4P	LOFF3P	LOFF2P	LOFF1P
10h	LOFF_SENSN (2)	00	LOFF8N	LOFF7N	LOFF6N	LOFF5N	LOFF4N	LOFF3N	LOFF2N	LOFF1N
11h	LOFF_FLIP	00	LOFF_FLIP8	LOFF_FLIP7	LOFF_FLIP6	LOFF_FLIP5	LOFF_FLIP4	LOFF_FLIP3	LOFF_FLIP2	LOFF_FLIP1
Lead-Off Stat	tus Registers (Read-	Only Registe	ers)							
12h	LOFF_STATP	00	IN8P_OFF	IN7P_OFF	IN6P_OFF	IN5P_OFF	IN4P_OFF	IN3P_OFF	IN2P_OFF	IN1P_OFF
13h	LOFF_STATN	00	IN8N_OFF	IN7N_OFF	IN6N_OFF	IN5N_OFF	IN4N_OFF	IN3N_OFF	IN2N_OFF	IN1N_OFF
GPIO and OT	HER Registers									
14h	GPIO	0F	GPIOD4	GPIOD3	GPIOD2	GPIOD1	GPIOC4	GPIOC3	GPIOC2	GPIOC1
15h	PACE	00	0	0	0	PACEE1	PACEE0	PACEO1	PACEO0	PD_PACE
16h	RESERVED	00	0	0	0	0	0	0	0	0
17h	CONFIG4	00	0	0	0	0	SINGLE_ SHOT	WCT_TO_ RLD	PD_LOFF_ COMP	0
18h	WCT1	00	aVF_CH6	aVL_CH5	aVR_CH7	avR_CH4	PD_WCTA	WCTA2	WCTA1	WCTA0
19h	WCT2	00	PD_WCTC	PD_WCTB	WCTB2	WCTB1	WCTB0	WCTC2	WCTC1	WCTC0

<sup>(1)</sup> CH5SET and CH6SET are not available for the ADS1194. CH7SET and CH8SET registers are not available for the ADS1194 and ADS1196.

<sup>(2)</sup> The RLD\_SENSP, PACE\_SENSP, LOFF\_SENSP, LOFF\_SENSN, and LOFF\_FLIP registers bits[5:4] are not available for the ADS1194. Bits[7:6] are not available for the ADS1194/6.



## **User Register Description**

## ID: ID Control Register (Factory-Programmed, Read-Only)

Address = 00h

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
DEV_ID5	DEV_ID4	DEV_ID3	1	0	DEV_ID2	DEV_ID1	DEV_ID0

The ID Control Register is programmed during device manufacture to indicate device characteristics.

Bits[7:5] DEV\_ID[5:3]: Device family identification

These bits indicate the device family.

000 = Reserved 011 = Reserved 100 = Reserved

101 = ADS119x device family

110 = Reserved 111 = Reserved

Bit 4 This bit reads high. Bit 3 This bit reads low.

Bit 2 DEV\_ID2: Channel number identification

This bit reads high.

Bits[1:0] DEV\_ID[1:0]: Channel number identification

These bits indicates number of channels.

00 = 4-channel ADS1194 01 = 6-channel ADS1196 10 = 8-channel ADS1198

11 = Reserved



## CONFIG1: Configuration Register 1

Address = 01h

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
0	DAISY_EN	CLK_EN	0	0	DR2	DR1	DR0

Bit 7 Must always be set to '0'

Bit 6 DAISY\_EN: Daisy-chain/multiple readback mode

This bit determines which mode is enabled.

0 = Daisy-chain mode (default) 1 = Multiple readback mode

Bit 5 CLK\_EN: CLK connection<sup>(1)</sup>

This bit determines if the internal oscillator signal is connected to the CLK pin when the CLKSEL pin = 1.

0 = Oscillator clock output disabled (default)

1 = Oscillator clock output enabled

Bits[4:3] Must always be set to '0' Bits[2:0] DR[2:0]: Output data rate.

 $f_{\mbox{\scriptsize MOD}} = f_{\mbox{\scriptsize CLK}}/16.$  These bits determine the output data rate of the device.

#### (1) Additional power will be consumed when driving external devices.

BIT	DATA RATE	SAMPLE RATE <sup>(1)</sup>
000	f <sub>MOD</sub> /16	8kSPS
001	f <sub>MOD</sub> /32	4kSPS
010	f <sub>MOD</sub> /64	2kSPS
011	f <sub>MOD</sub> /128	1kSPS
100 (default)	f <sub>MOD</sub> /256	500SPS
101	f <sub>MOD</sub> /512	250SPS
110	f <sub>MOD</sub> /1024	125SPS
111	DO NOT USE	N/A

<sup>(1)</sup>  $f_{CLK} = 2.048MHz$ .



## CONFIG2: Configuration Register 2

Address = 02h

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
0	0	1	INT_TEST	0	TEST_AMP	TEST_FREQ1	TEST_FREQ0

Configuration Register 2 configures the test signal generation. See the *Input Multiplexer* section for more details.

Bits[7:6] Must always be set to '0' Bits 5 Must always be set to '1' Bit 4 **INT\_TEST: TEST source** 

> This bit determines the source for the Test signal. 0 = Test signals are driven externally (default) 1 = Test signals are generated internally

Bit 3 Must always be set to '0'

Bit 2 TEST\_AMP: Test signal amplitude

These bits determine the Calibration signal amplitude.

 $0 = -1 \times (VREFP - VREFN)/2.4mV (default)$ 

 $1 = -2 \times (VREFP - VREFN)/2.4mV$ 

Bits[1:0] TEST\_FREQ[1:0]: Test signal frequency

These bits determine the calibration signal frequency.

00 = Pulsed at  $f_{CLK}/2^{21}$  (default) 01 = Pulsed at  $f_{CLK}/2^{20}$ 

10 = Not used

11 = At dc



### **CONFIG3: Configuration Register 3**

Address = 03h

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
PD_REFBUF	1	VREF_4V	RLD_MEAS	RLDREF_INT	PD_RLD	RLD_LOFF_SENS	RLD_STAT

Configuration Register 3 configures multi-reference and RLD operation.

Bit 7 PD\_REFBUF: Power-down reference buffer

This bit determines the power-down reference buffer state.

0 = Power-down internal reference buffer (default)

1 = Enable internal reference buffer

Bit 6 Must always be set to '1'. Default is '1' at power-up.

Bit 5 VREF\_4V: Reference voltage

This bit determines the reference voltage, VREFP.

0 = VREFP is set to 2.4V (default)

1 = VREFP is set to 4V (use only with a 5V analog supply)

Bit 4 RLD\_MEAS: RLD measurement

This bit enables RLD measurement. The RLD signal may be measured with any channel.

0 = Open (default)

1 = RLD\_IN signal is routed to the channel that has the MUX\_Setting 010 (V<sub>REF</sub>)

Bit 3 RLDREF\_INT: RLDREF signal

This bit determines the RLDREF signal source.

0 = RLDREF signal fed externally (default)

1 = RLDREF signal (AVDD - AVSS)/2 generated internally

Bit 2 PD\_RLD: RLD buffer power

This bit determines the RLD buffer power state.

0 = RLD buffer is powered down (default)

1 = RLD buffer is enabled

Bit 1 RLD\_LOFF\_SENS: RLD sense selection

This bit enables the RLD sense function.

0 = RLD sense is disabled (default)

1 = RLD sense is enabled

Bit 0 RLD\_STAT: RLD lead off status

This bit determines the RLD status. 0 = RLD is connected (default)

1 = RLD is not connected



## LOFF: Lead-Off Control Register

Address = 04h

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
COMP_TH2	COMP_TH1	COMP_TH0	VLEAD_OFF_EN	ILEAD_OFF1	ILEAD_OFF0	FLEAD_OFF1	FLEAD_OFF0

The Lead-Off Control Register configures the Lead-Off detection operation.

#### Bits[7:5] COMP\_TH[2:0]: Lead-off comparator threshold

These bits determine the lead-off comparator threshold level setting. See the *Lead-Off Detection* subsection of the *ECG-Specific Functions* section for a detailed description.

#### Comparator positive side

000 = 95% (default) 001 = 92.5%

001 = 92.5%010 = 90%

011 = 87.5%

100 = 85%

101 = 80%

110 = 75%

111 = 70%

#### Comparator negative side

000 = 5% (default)

001 = 7.5%

010 = 10%

011 = 12.5%

100 = 15%

100 = 13%101 = 20%

101 - 2070

110 = 25%

111 = 30%

#### Bit 4 VLEAD\_OFF\_EN: Lead-off detection mode

This bit determines the lead-off detection mode.

0 = Current source mode lead-off (default)

1 = Pull-up/pull-down resistor mode lead-off

#### Bits[3:2] ILEAD\_OFF[1:0]: Lead-off current magnitude

These bits determine the magnitude of current for the current lead-off mode.

00 = 4nA (default)

01 = 8nA

10 = 12nA

11 = 16nA

#### Bits[1:0] FLEAD\_OFF[1:0]: Lead-off frequency

These bits determine the frequency of lead-off detect for each channel.

00 = When any bits of the LOFF\_SENSP and LOFF\_SENSN registers are turned on, make sure FLEAD\_OFF[1:0] is either set to '01' or '11' (default)

01 = AC lead-off detection at  $f_{DR}/4$ 

10 = Do not use

11 = DC lead-off detection turned on



## CHnSET: Individual Channel Settings (n = 1:8)

Address = 05h to 0Ch

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
PD	GAIN2	GAIN1	GAIN0	0	MUXn2	MUXn1	MUXn0

The CH[1:8]SET Control Register configures the power mode, PGA gain, and multiplexer settings channels. See the *Input Multiplexer* section for details. CH[2:8]SET are similar to CH1SET, corresponding to the respective channels.

#### Bit 7 PD: Power-down

This bit determines the channel power mode for the corresponding channel.

0 = Normal operation (default)

1 = Channel power-down. When powering down a channel, it is recommended that the channel be set to input short by setting the appropriate MUXn[2:0] = 001 of the CHnSET register.

#### GAIN[2:0]: PGA gain Bits[6:4]

These bits determine the PGA gain setting.

000 = 6 (default)

001 = 1

010 = 2

011 = 3100 = 4

101 = 8110 = 12

Bit 3 Always write '0'

#### Bits[2:0] MUXn[2:0]: Channel input

These bits determine the channel input selection.

000 = Normal electrode input (default)

001 = Input shorted (for offset or noise measurements)

010 = Used in conjunction with RLD\_MEAS bit for RLD measurements. See the Right Leg Drive (RLD DC Bias Circuit) subsection of the ECG-Specific Functions section for more details.

011 = MVDD for supply measurement

100 = Temperature sensor

101 = Test signal

110 = RLD\_DRP (positive electrode is the driver)

111 = RLD\_DRN (negative electrode is the driver)

#### **RLD SENSP**

Address = 0Dh

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
RLD8P	RLD7P	RLD6P	RLD5P	RLD4P	RLD3P	RLD2P	RLD1P

This register controls the selection of the positive signals from each channel for right leg drive derivation. See the Right Leg Drive (RLD DC Bias Circuit) subsection of the ECG-Specific Functions section for details.

Note that registers bits[5:4] are not available for the ADS1194. Bits[7:6] are not available for the ADS1194/6.

## **RLD SENSN**

Address = 0Eh

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	
RLD8N	RLD7N	RLD6N	RLD5N	RLD4N	RLD3N	RLD2N	RLD1N	

This register controls the selection of the negative signals from each channel for right leg drive derivation. See the Right Leg Drive (RLD DC Bias Circuit) subsection of the ECG-Specific Functions section for details.

Note that registers bits[5:4] are not available for the ADS1194. Bits[7:6] are not available for the ADS1194 and ADS1196.

SBAS471C -APRIL 2010-REVISED NOVEMBER 2011

www.ti.com



## LOFF\_SENSP

Address = 0Fh

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
LOFF8P	LOFF7P	LOFF6P	LOFF5P	LOFF4P	LOFF3P	LOFF2P	LOFF1P

This register selects the positive side from each channel for lead-off detection. See the *Lead-Off Detection* subsection of the *ECG-Specific Functions* section for details. Note that the LOFF\_STATP register bits are only valid if the corresponding LOFF SENSP bits are set to '1'.

Note that registers bits[5:4] are not available for the ADS1194. Bits[7:6] are not available for the ADS1194 and ADS1196.

#### LOFF SENSN

Address = 10h

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
LOFF8N	LOFF7N	LOFF6N	LOFF5N	LOFF4N	LOFF3N	LOFF2N	LOFF1N

This register selects the negative side from each channel for lead-off detection. See the *Lead-Off Detection* subsection of the *ECG-Specific Functions* section for details. Note that the LOFF\_STATN register bits are only valid if the corresponding LOFF\_SENSN bits are set to '1'.

Note that registers bits[5:4] are not available for the ADS1194. Bits[7:6] are not available for the ADS1194 and ADS1196.

#### LOFF FLIP

Address = 11h

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
LOFF FLIP8	LOFF FLIP7	LOFF FLIP6	LOFF FLIP5	LOFF FLIP4	LOFF FLIP3	LOFF FLIP2	LOFF FLIP1

This register controls the direction of the current used for lead-off derivation. See the *Lead-Off Detection* subsection of the *ECG-Specific Functions* section for details.

## LOFF\_STATP (Read-Only Register)

Address = 12h

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
IN8P_OFF	IN7P_OFF	IN6P_OFF	IN5P_OFF	IN4P_OFF	IN3P_OFF	IN2P_OFF	IN1P_OFF

This register stores the status of whether the positive electrode on each channel is on or off. See the *Lead-Off Detection* subsection of the *ECG-Specific Functions* section for details.

'0' is lead-on (default) and '1' is lead-off. Ignore the LOFF\_STATP values if the corresponding LOFF\_SENSP bits are not set to '1'. When the LOFF\_SENSEP bits are '0', the LOFF\_STATP bits should be ignored.

#### LOFF STATN (Read-Only Register)

Address = 13h

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
IN8N_OFF	IN7N_OFF	IN6N_OFF	IN5N_OFF	IN4N_OFF	IN3N_OFF	IN2N_OFF	IN1N_OFF

This register stores the status of whether the negative electrode on each channel is on or off. See the *Lead-Off Detection* subsection of the *ECG-Specific Functions* section for details. Ignore the LOFF\_STATN values if the corresponding LOFF\_SENSN bits are not set to '1'.

'0' is lead-on (default) and '1' is lead-off. When the LOFF\_SENSEN bits are '0', the LOFF\_STATP bits should be ignored.



### GPIO: General-Purpose I/O Register

Address = 14h

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
GPIOD4	GPIOD3	GPIOD2	GPIOD1	GPIOC4	GPIOC3	GPIOC2	GPIOC1

The General-Purpose I/O Register controls the action of the three GPIO pins.

#### Bits [7:4] GPIOD[4:1]: GPIO data

These bits are used to read and write data to the GPIO ports.

When reading the register, the data returned correspond to the state of the GPIO external pins, whether they are programmed as inputs or as outputs. As outputs, a write to the GPIOD sets the output value. As inputs, a write to the GPIOD has no effect. GPIO is not available in certain respiration modes.

### Bits [3:0] GPIOC[4:1]: GPIO control (corresponding GPIOD)

These bits determine if the corresponding GPIOD pin is an input or output.

0 = Output

1 = Input (default)

## PACE: PACE Detect Register

Address = 15h

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
0	0	0	PACEE1	PACEE0	PACEO1	PACEO0	PD_PACE

This register provides the PACE controls that configure the channel signal used to feed the external PACE detect circuitry. See the *Pace Detect* subsection of the *ECG-Specific Functions* section for details.

#### Bits [7:5] Must always be set to '0'

#### Bits [4:3] PACEE[1:0]: PACE even channels

These bits control the selection of the even number channels available on TEST\_PACE\_OUT1. Note that only one channel may be selected at any time.

00 = Channel 2 (default)

01 = Channel 4

10 = Channel 6, ADS1196/8 only

11 = Channel 8, ADS1198 only

#### Bits [2:1] PACEO[1:0]: PACE odd channels

These bits control the selection of the odd number channels available on TEST\_PACE\_OUT2. Note that only one channel may be selected at any time.

00 = Channel 1 (default)

01 = Channel 3

10 = Channel 5, ADS1196/8 only (default)


11 = Channel 7, ADS1198 only

#### Bit [0] PD\_PACE: PACE detect buffer

This bit is used to enable/disable the PACE detect buffer.

0 = PACE detect buffer turned off (default)

1 = PACE detect buffer turned on





#### RESERVED

Address = 16h

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
0	0	0	0	0	0	0	0

Bits [7:0] Must always be set to '0'

## CONFIG4: Configuration Register 4

Address = 17h

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
0	0	0	0	SINGLE SHOT	WCT TO RLD	PD LOFF COMP	0

Bits [7:4] Must always be set to '0'

Bit [3] SINGLE\_SHOT: Single-shot conversion

This bit sets the conversion mode.

0 = Continuous conversion mode (default)

1 = Single-shot mode

Bit [2] WCT\_TO\_RLD: Connects the WCT to the RLD

0 = WCT to RLD connection off (default)

1 = WCT to RLD connection on

Bit [1] PD\_LOFF\_COMP: Lead-off comparator power-down

This bit powers down the lead-off comparators. 0 = Lead-off comparators disabled (default)

1 = Lead-off comparators enabled

Bit [0] Must always be set to '0'

## WCT1: Wilson Center Terminal and Augmented Lead Control Register

Address = 18h

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	
aVF_CH6	aVL_CH5	aVR_CH7	aVR_CH4	PD_WCTA	WCTA2	WCTA1	WCTA0	

The WCT1 control register configures the device WCT circuit channel selection and the augmented leads.

Bit [7] aVF\_CH6: Enable (WCTA + WCTB)/2 to the negative input of channel 6 (ADS1196/8 only)

0 = Disabled (default)

1 = Enabled

Bit [6] aVL\_CH5: Enable (WCTA + WCTC)/2 to the negative input of channel 5 (ADS1196/8 only)

0 = Disabled (default)

1 = Enabled

Bit [5] aVR\_CH7: Enable (WCTB + WCTC)/2 to the negative input of channel 7 (ADS1198 only)

0 = Disabled (default)

1 = Enabled

Bit [4] aVR\_CH4: Enable (WCTB + WCTC)/2 to the negative input of channel 4

0 = Disabled (default)

1 = Enabled

Bit [3] PD\_WCTA: Power-down WCTA

0 = Powered down (default)

1 = Powered on

Bits [2:0] WCTA[2:0]: WCT amplifier A channel selection; typically connected to RA electrode.

These bits select one of the eight electrode inputs of channels 1 to 4.

000 = Channel 1 positive input connected to WCTA amplifier (default)

001 = Channel 1 negative input connected to WCTA amplifier

010 = Channel 2 positive input connected to WCTA amplifier

011 = Channel 2 negative input connected to WCTA amplifier 100 = Channel 3 Positive input connected to WCTA amplifier

101 = Channel 3 negative input connected to WCTA amplifier

110 = Channel 4 positive input connected to WCTA amplifier

111 = Channel 4 negative input connected to WCTA amplifier

SBAS471C - APRIL 2010 - REVISED NOVEMBER 2011

www.ti.com



### WCT2: Wilson Center Terminal Control Register

Address = 19h

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
PD_WCTC	PD_WCTB	WCTB2	WCTB1	WCTB0	WCTC2	WCTC1	WCTC0

The WCT2 configuration register configures the device WCT circuit channel selection.

Bit [7] PD\_WCTC: Power-down WCTC

0 = Powered down (default)

1 = Powered on

Bit [6] PD\_WCTB: Power-down WCTB

0 = Powered down (default)

1 = Powered on

Bits [5:3] WCTB[2:0]: WCT amplifier B channel selection; typically connected to LA electrode.

These bits select one of the eight electrode inputs of channels 1 to 4.

000 = Channel 1 positive input connected to WCTB amplifier

001 = Channel 1 negative input connected to WCTB amplifier

010 = Channel 2 positive input connected to WCTB amplifier (default)

011 = Channel 2 negative input connected to WCTB amplifier

100 = Channel 3 positive input connected to WCTB amplifier

101 = Channel 3 negative input connected to WCTB amplifier 110 = Channel 4 positive input connected to WCTB amplifier

111 = Channel 4 negative input connected to WCTB amplifier

Bits [2:0] WCTC[2:0]: WCT amplifier C channel selection; typically connected to LL electrode.

These bits select one of the eight electrode inputs of channels 1 to 4.

000 = Channel 1 positive input connected to WCTC amplifier

001 = Channel 1 negative input connected to WCTC amplifier

010 = Channel 2 positive input connected to WCTC amplifier

011 = Channel 2 negative input connected to WCTC amplifier

100 = Channel 3 positive input connected to WCTC amplifier (default)

101 = Channel 3 negative input connected to WCTC amplifier

110 = Channel 4 positive input connected to WCTC amplifier


111 = Channel 4 negative input connected to WCTC amplifier



#### ECG-SPECIFIC FUNCTIONS

## INPUT MULTIPLEXER (REROUTING THE RIGHT LEG DRIVE SIGNAL)

The input multiplexer has ECG-specific functions for the right-leg drive signal. The RLD signal is available at the RLDOUT pin once the appropriate channels are selected for the RLD derivation, feedback elements are installed external to the chip, and the loop is closed. This signal can be fed after filtering or fed directly into the RLDIN pin as shown in Figure 42. This RLDIN signal can be multiplexed into any one of the input electrodes by setting the MUX bits of the appropriate channel set registers to 110 for P-side or 111 for N-side. Figure 42 shows the RLD signal generated from channels 1, 2, and 3 and routed to the N-side of channel 8. This feature can be used to dynamically change the electrode that is used as the reference signal to drive the patient body. Note that the corresponding channel cannot be used and can be powered down.




(1) Typical values for example only.

Figure 42. Example of RLDOUT Signal Configured to be Routed to IN8N



## INPUT MULTIPLEXER (MEASURING THE RIGHT LEG DRIVE SIGNAL)

Also, the RLDOUT signal can be routed to a channel (that is not used for the calculation of RLD) for measurement. Figure 43 shows the register settings to route the RLDIN signal to channel 8. The measurement is done with respect to the voltage on the RLDREF pin. If RLDREF is chosen to be internal, it would be at (AVDD + AVSS)/2. This feature is useful for debugging purposes during product development.



(1) Typical values for example only.

Figure 43. RLDOUT Signal Configured to be Read Back by Channel 8



### WILSON CENTER TERMINAL (WCT) AND CHEST LEADS

In the standard 12-lead ECG, WCT voltage is defined as the average of Right Arm (RA), Left Arm (LA), and Left Leg (LL) electrodes. This voltage is used as the reference voltage for the measurement of the chest leads. The ADS1194/6/8 has three integrated low-noise amplifiers that generate the WCT voltage. Figure 44 shows the block diagram of the implementation.




Figure 44. WCT Voltage

The devices provide flexibility to choose any one of the eight signals (IN1P to IN4N) to be routed to each of the amplifiers to generate the average. Having this flexibility allows the RA, LA, and LL electrodes to be connected to any input of the first four channels depending on the lead configuration.

Each of the three amplifiers in the WCT circuitry can be powered down individually with register settings. By powering up two amplifiers, the average of any two electrodes can be generated at the WCT pin. Powering up one amplifier provides the buffered electrode voltage at the WCT pin. Note that the WCT amplifiers have limited drive strength and thus should be buffered if used to drive a low-impedance load.

See Table 3 for performance when using any 1, 2, or 3 of the WCT buffers.

As can be seen in Table 3, the overall noise reduces when more than one WCT amplifier is powered up. This noise reduction is due to the fact that noise is averaged by the passive summing network at the output of the amplifiers. Powering down individual buffers gives negligible power savings because a significant portion of the circuitry is shared between the three amplifiers. The bandwidth of the WCT node is limited by the RC network. The internal summing network consists of three  $30k\Omega$  resistors and a 80pF capacitor. It is recommended that an external 100pF capacitor be added for optimal performance. The effective bandwidth depends on the number of amplifiers that are powered up, as shown in Table 3.

The WCT node should be only be used to drive very high input impedances (typically greater than  $500M\Omega$ ). Typical application would be to connect this WCT signal to the negative inputs of a ADS1194/6/8 to be used as a reference signal for the chest leads.



As mentioned previously in this section, all three WCT amplifiers can be connected to one of the eight analog input pins. The inputs of the amplifiers are chopped and the chopping frequency is at 8kHz. The chop frequency shows itself at the output of the WCT amplifiers as a small square-wave riding on dc. The amplitude of the square-wave is the offset of the amplifier and is typically  $5mV_{pp}$ . This artifact as a result of the chopping function is out-of-band and thus does not interfere with ECG-related measurements. Note that if the output of a channel connected to the WCT (for example,  $V_{LEAD}$  channels) is connected to one of the pace amplifiers for external pace detection, the artifact of chopping appears at the Pace amplifier output.

### **Augmented Leads**

In the typical implementation of the 12-lead ECG with eight channels, the augmented leads are calculated digitally. In certain applications, it may be required that all leads be derived in analog rather than digital. The ADS1198 provides the option to generate the augmented leads by routing appropriate averages to channels 5 to 7. The same three amplifiers that are used to generate the WCT signal are used to generate the Goldberger terminal signals as well. Figure 45 shows an example of generating the augmented leads in analog domain. Note that in this implementation it takes more than eight channels to generate the standard 12 leads. Also, this feature is not available in the ADS1196 and ADS1194.




Figure 45. Analog Domain Augmented Leads

## Right Leg Drive with the WCT Point

In certain applications, the out-of-phase version of the WCT is used as the right leg drive reference. The ADS1198 provides the option to have a buffered version of the WCT terminal at the RLD\_OUT pin. This signal can be inverted in phase using an external amplifier and used as the right leg drive. Refer to the *Right Leg Drive* (RLD DC Bias Circuit) section for more details.



#### LEAD-OFF DETECTION

Patient electrode impedances are known to decay over time. It is necessary to continuously monitor these electrode connections to verify a suitable connection is present. The ADS1194/6/8 lead-off detection functional block provides significant flexibility to the user to choose from various lead-off detection strategies. Though called lead-off detection, this is in fact an *electrode-off* detection.

The basic principle is to inject an excitation signal and measure the response to find out if the electrode is off. As shown in the lead-off detection functional block diagram in Figure 46, this circuit provides two different methods of determining the state of the patient electrode. The methods differ in the frequency content of the excitation signal. Lead-off can be selectively done on a per channel basis using the LOFF\_SENSP and LOFF\_SENSN registers. Also, the internal excitation circuitry can be disabled and just the sensing circuitry can be enabled.




Figure 46. Lead-Off Detection



#### **DC Lead-Off**

In this method, the lead-off excitation is with a dc signal. The dc excitation signal can be chosen from either a pull-up/pull-down resistor or a current source/sink, shown in Figure 47. The selection is done by setting the VLEAD\_OFF\_EN bit in the LOFF register. One side of the channel is pulled to supply and the other side is pulled to ground. The pull-up resistor and pull-down resistor can be swapped (as shown in Figure 48) by setting the bits in the LOFF\_FLIP register. In case of current source/sink, the magnitude of the current can be set by using the ILEAD\_OFF[1:0] bits in the LOFF register. The current source/sink gives larger input impedance compared to the  $10M\Omega$  pull-up/pull-down resistor.




Figure 47. DC Lead-Off Excitation Options

Figure 48. LOFF FLIP Usage

Sensing of the response can be done either by looking at the digital output code from the device or by monitoring the input voltages with an on-chip comparator. If either of the electrodes is off, the pull-up resistors and/or the pull-down resistors saturate the channel. By looking at the output code it can be determined that either the P-side or the N-side is off. To pinpoint which one is off, the comparators must be used. The input voltage is also monitored using a comparator and a 4-bit DAC whose levels are set by the COMP\_TH[2:0] bits in the LOFF register. The output of the comparators are stored in the LOFF\_STATP and LOFF\_STATN registers. These two registers are available as a part of the output data stream. (See the *Data Output (DOUT)* subsection of the *SPI Interface* section.) If dc lead-off is not used, the lead-off comparators can be powered down by setting the PD\_LOFF\_COMP bit in the CONFIG4 register.

An example procedure to turn on dc lead-off is given in the Lead-Off subsection of the Quick-Start Guide section.



#### **AC Lead-Off**

In this method, an out-of-band ac signal is used for excitation. The ac signal is generated by alternatively providing pull-up resistors and pull-down resistors at the input with a fixed frequency. The ac signal is passed through an anti-aliasing filter to avoid aliasing. The frequency can be chosen by the FLEAD\_OFF[1:0] bits in the LOFF register. The excitation frequency is a function of the output data rate and can be chosen to be either  $f_{DR}/2$  or  $f_{DR}/4$ . This out-of-band excitation signal is passed through the channel and measured at the output.

Sensing of the ac signal is done by passing the signal through the channel to digitize it and measure at the output. The ac excitation signals are introduced at a frequency that is above the band of interest, generating an out-of-band differential signal that can be filtered out separately and processed. By measuring the magnitude of the excitation signal at the output spectrum, the lead-off status can be calculated. Therefore, the ac lead-off detection can be accomplished simultaneously with the ECG signal acquisition.

## **RLD LEAD-OFF**

The ADS1194/6/8 provide two modes for determining whether the RLD is correctly connected:

- RLD lead-off detection during normal operation
- RLD lead-off detection during power-up

The following sections provide details of the two modes of operation.

## **RLD Lead-Off Detection During Normal Operation**

During normal operation, the ADS1194/6/8 RLD lead-off at power-up function cannot be used because it is necessary to power off the RLD amplifier.

#### **RLD Lead Off Detection At Power-Up**

This feature is included in the ADS1194/6/8 for use in determining whether the right leg electrode is suitably connected. At power-up, the ADS1194/6/8 provide two measurement procedures to determine the RLD electrode connection status using either a current or a voltage pull-down resistor, as shown in Figure 49. The reference level of the comparator is set to determine the acceptable RLD impedance threshold.




Figure 49. RLD Lead-Off Detection at Power-Up

When the RLD amplifier is powered on, the current source has no function. Only the comparator can be used to sense the voltage at the output of the RLD amplifier. The comparator thresholds are set by the same LOFF[7:5] bits used to set the thresholds for other negative inputs.



## RIGHT LEG DRIVE (RLD DC BIAS CIRCUIT)


The right leg drive (RLD) circuitry is used as a means to counter the common-mode interference in a ECG system as a result of power lines and other sources, including fluorescent lights. The RLD circuit senses the common-mode of a selected set of electrodes and creates a negative feedback loop by driving the body with an inverted common-mode signal. The negative feedback loop restricts the common-mode movement to a narrow range, depending on the loop gain. Stabilizing the entire loop is specific to the individual user system based on the various poles in the loop. The ADS1194/6/8 integrates the muxes to select the channel and an operational amplifier. All the amplifier terminals are available at the pins, allowing the user to choose the components for the feedback loop. The circuit in Figure 50 shows the overall functional connectivity for the RLD bias circuit.

The reference voltage for the right leg drive can be chosen to be internally generated (AVDD + AVSS)/2 or it can be provided externally with a resistive divider. The selection of an internal versus external reference voltage for the RLD loop is defined by writing the appropriate value to the RLDREF\_INT bit in the COFIG3 register.

If the RLD function is not used, the amplifier can be powered down using the PD\_RLD bit (see the CONFIG3: Configuration Register 3 subsection of the Register Map section for details). This bit is also used in daisy-chain mode to power-down all but one of the RLD amplifiers.

The functionality of the RLDIN pin is explained in the *Input Multiplexer* section. An example procedure to use the RLD amplifier is shown in the *Right Leg Drive* subsection of the *Quick-Start Guide* section.





<sup>(1)</sup> Typical values.

Figure 50. RLD Channel Selection<sup>(2)</sup>

<sup>(2)</sup> When CONFIG3.RLDREF\_INT = 0, the  $\overline{RLDREF\_INT}$  switch is closed and the RLDREF\_INT switch is open. When CONFIG3.RLDREF\_INT = 1, the  $\overline{RLDREF\_INT}$  switch is open and the RLDREF\_INT switch is closed.



#### WCT as RLD

In certain applications, the right leg drive is derived as the average of RA, LA, and LL. This level is the same as the WCT voltage. The WCT amplifier has limited drive strength and thus should be used only to drive very high impedances directly. As shown in Figure 51, the ADS1194/6/8 provide an option to internally buffer the WCT signal by setting the WCT\_TO\_RLD bit in the CONFIG4 register. The RLD\_OUT and RLD\_INV pins should be shorted external to the device. Note that before the RLD\_OUT signal is connected to the RLD electrode, an external amplifier should be used to invert the phase of the signal for negative feedback.




Figure 51. Using the WCT as the Right Leg Drive

## **RLD Configuration with Multiple Devices**

Figure 52 shows multiple devices connected to an RLD.




Figure 52. RLD Connection for Multiple Devices

#### PACE DETECT


The ADS1194/6/8 provide flexibility for pace detection with external hardware by bringing out the output of the PGA at two pins: TESTP PACE OUT1 and TESTN PACE OUT2.

#### **External Hardware Approach**

The ADS1194/6/8 provide the option of bringing out the output of the PGA; see Figure 53. External hardware circuitry can be used to detect the presence of the pulse. The output of the pace detection logic can then be fed into the device through one of the GPIO pins. The GPIO data are transmitted through the SPI port. Two of the eight channels can be selected using register bits in the PACE register, one from the odd-numbered channels and the other from the even-numbered channels. During the differential to single-ended conversion, there is an attenuation of 0.4. Therefore, the total gain in the pace path is equal to (0.4 × PGA\_GAIN). The pace out signals are multiplexed with the TESTP and TESTN signals through the TESTP\_PACE\_OUT1 and TESTN\_PACE\_OUT2 pins respectively. The channel selection is done by setting bits[4:1] of the PACE register. If the pace circuitry is not used, the pace amplifiers can be turned off using the PD\_PACE bit in the PACE register.

Note that if the output of a channel connected to the WCT amplifier (for example, the  $V_{LEAD}$  channels) is connected to one of the pace amplifiers for external pace detection, the artifact of chopping appears at the pace amplifier output. Refer to the *Wilson Center Terminal (WCT) and Chest Leads* section for more detials.





(1) GPIO1 can be used as the PACE\_IN signal.

Figure 53. Hardware Pace Detection Option



#### **QUICK-START GUIDE**

#### **PCB LAYOUT**


## **Power Supplies and Grounding**

The ADS1194/6/8 have three supplies: AVDD, AVDD1, and DVDD. Both AVDD and AVDD1 should be as quiet as possible. AVDD1 provides the supply to the charge pump block and has transients at  $f_{CLK}$ . Therefore, it is recommended that AVDD1 and AVSS1 be star-connected to AVDD and AVSS. It is important to eliminate noise from AVDD and AVDD1 that is non-synchronous with the ADS1194/6/8 operation. Each supply of the ADS1194/6/8 should be bypassed with  $1\mu F$  and a  $0.1\mu F$  solid ceramic capacitors. It is recommended that placement of the digital circuits (DSP, microcontrollers, FPGAs, etc.) in the system is done such that the return currents on those devices do not cross the analog return path of the ADS1194/6/8. The ADS1194/6/8 can be powered from unipolar or bipolar supplies.

The capacitors used for decoupling can be of the surface-mount, low-cost, low-profile, multi-layer ceramic type. In most cases, the VCAP1 capacitor can also be a multi-layer ceramic, but in systems where the board is subjected to high or low frequency vibration, it is recommend to install a non-ferroelectric capacitor such as a tantalum or class 1 capacitor (for example, COG or NPO). EIA class 2 and class 3 dielectrics (such as X7R, X5R, X8R, etc.) are ferroelectric. The piezoelectric property of these capacitors can appear as electrical noise coming from the capacitor. When using internal reference, noise on the VCAP1 node results in performance degradation.

## Connecting the Device to Unipolar (+3V/+1.8V) Supplies

Figure 54 illustrates the ADS1194/6/8 connected to a unipolar supply. In this example, analog supply (AVDD) is referenced to analog ground (AVSS) and digital supplies (DVDD) are referenced to digital ground (DGND).




NOTE: Place the capacitors for supply, reference, WCT, and VCAP1 to VCAP4 as close to the package as possible.

Figure 54. Single-Supply Operation



## Connecting the Device to Bipolar (±1.5V/1.8V) Supplies

Figure 55 illustrates the ADS1194/6/8 connected to a bipolar supply. In this example, the analog supplies connect to the device analog supply (AVDD). This supply is referenced to the device analog return (AVSS), and the digital supplies (DVDD and DVDD) are referenced to the device digital ground return (DVDD).



NOTE: Place the capacitors for supply, reference, WCT, and VCAP1 to VCAP4 as close to the package as possible.

Figure 55. Bipolar Supply Operation

## **Shielding Analog Signal Paths**

As with any precision circuit, careful printed circuit board (PCB) layout ensures the best performance. It is essential to make short, direct interconnections and avoid stray wiring capacitance—particularly at the analog input pins and AVSS. These analog input pins are high-impedance and extremely sensitive to extraneous noise. The AVSS pin should be treated as a sensitive analog signal and connected directly to the supply ground with proper shielding. Leakage currents between the PCB traces can exceed the input bias current of the ADS1194/6/8 if shielding is not implemented. Digital signals should be kept as far as possible from the analog input signals on the PCB.

## **Analog Input Structure**

The analog input of the ADS119x is shown in Figure 56.




Figure 56. Analog Input Protection Circuit



#### **POWER-UP SEQUENCING**

Before device power-up, all digital and analog inputs must be low. At the time of power-up, all of these signals should remain low until the power supplies have stabilized, as shown in Figure 57. At this time, begin supplying the master clock signal to the CLK pin. Wait for time t<sub>POR</sub>, then transmit a RESET pulse. After releasing RESET, the configuration register must be programmed, see the *CONFIG1: Configuration Register 1* subsection of the *Register Map* section for details. The power-up sequence timing is shown in Table 11.




Figure 57. Power-Up Timing Diagram

**Table 11. Power-Up Sequence Timing** 

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNIT
t <sub>POR</sub>	Wait after power-up until reset	2 <sup>16</sup>			t <sub>CLK</sub>
t <sub>RST</sub>	Reset low width	2			t <sub>CLK</sub>

#### SETTING THE DEVICE FOR BASIC DATA CAPTURE

The following section outlines the procedure to configure the device in a basic state and capture data. This procedure is intended to put the device in a data sheet condition to check if the device is working properly in the user's system. It is recommended that this procedure be followed initially to get familiar with the device settings. Once this procedure has been verified, the device can be configured as needed. For details on the timings for commands refer to the appropriate sections in the data sheet. Also, some sample programming codes are added for the ECG-specific functions. Figure 58 illustrates a flowchart outlining the initial flow at power-up.






Figure 58. Initial Flow at Power-Up



#### Lead-Off

Sample code to set dc lead-off with pull-up/pull-down resistors on all channels

WREG LOFF 0x13 // Comparator threshold at 95% and 5%, pull-up/pull-down resistor // DC lead-off

WREG CONFIG4 0x02 // Turn-on dc lead-off comparators

WREG LOFF SENSP 0xFF // Turn on the P-side of all channels for lead-off sensing

WREG LOFF\_SENSN 0xFF // Turn on the N-side of all channels for lead-off sensing

Observe the status bits of the output data stream to monitor lead-off status.

## **Right Leg Drive**

Sample code to choose RLD as an average of the first three channels.

WREG RLD\_SENSP 0x07 // Select channel 1—3 P-side for RLD sensing

WREG RLD\_SENSN 0x07 // Select channel 1—3 N-side for RLD sensing

WREG CONFIG3 b'x1xx 1100 // Turn on RLD amplifier, set internal RLDREF voltage

Sample code to route the RLD\_OUT signal through channel 4 N-side and measure RLD with channel 5. Make sure the external side to the chip RLDOUT is connected to RLDIN.

WREG CONFIG3 b'xxx1 1100 // Turn on RLD amplifier, set internal RLDREF voltage, set RLD measurement bit

WREG CH4SET b'1xxx 0111 // Route RLDIN to channel 4 N-side

WREG CH5SET b'1xxx 0010 // Route RLDIN to be measured at channel 5 w.r.t RLDREF

#### **Pace Detection**

Sample code to select channel 5 and 6 outputs for PACE

WREG PACE b'0001 0101 // Power-up pace amplifier and select channel 5 and 6 for pace out



## **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision B (April 2011) to Revision C	Page
•	Added eighth Features bullet	1
•	Changed first paragraph of Description section	
•	Deleted duplicate Digital input voltage and Digital output voltage rows from Absolute Maximum Ratings table	2
•	Changed AC Channel Performance, Common-mode rejection ratio and Power-supply rejection ratio parameter names in Electrical Characteristics table	3
•	Changed description of Analog Input section	19
•	Updated Figure 20	21
•	Changed description of Data Ready (DRDY) section	28
•	Changed description of START pin in START section	29
•	Changed conversion desacription in Continuous Mode section	
•	Changed START pin description in Single-Shot Mode section	31
•	Changed default setting in bit description table for CONFIG1: Configuration Register 1 section	
•	Changed setting description of bit 7 in CHnSET: Individual Channel Settings section	45
•	Updated Figure 42	51
•	Updated Figure 43	<mark>5</mark> 2



Cł	nanges from Revision A (September 2010) to Revision B	Page
•	Updated Family and Ordering Information table	2
•	Added Digital Filter section to Electrical Characteristics table	3
•	Updated test conditions of Internal Reference, Output voltage parameter in Electrical Characteristics table	
•	Updated format of <i>Power Dissipation (Analog Supply = 3V)</i> section in the Electrical Characteristics table	6
•	Changed 3V Power Dissipation, Quiescent channel power test conditions in the Electrical Characteristics table	6
•	Updated format of Power Dissipation (Analog Supply = 5V) section in the Electrical Characteristics table	6
•	Changed 5V Power Dissipation, Quiescent channel power test conditions in the Electrical Characteristics table	6
•	Changed values of -3dB Bandwidth column of Table 1	<mark>7</mark>
•	Changed values of -3dB Bandwidth column of Table 2	<mark>7</mark>
•	Changed description of VCAP3 in BGA Pin Assignments table	9
•	Changed CLK row in BGA Pin Assignments table	
•	Changed CLK row of PAG Pin Assignments table	
•	Changed description of VCAP3 in PAG Pin Assignments table	11
•	Updated and moved Figure 14	
•	Changed description of CHnSET setting in <i>Device Noise Measurements</i> section	
•	Changed description of (MVDDP – MVDDN) for channels 1, 2, 5, 6, 7, and 8 in Supply Measurements (MVDDP, MVDDN) section	
•	Updated Equation 4	22
•	Updated Equation 5	22
•	Updated footnote 1 of Figure 26	24
•	Added footnote 1 to Table 6	25
•	Added status and GPIO register bit description to Data Retrieval section	27
•	Changed title of Figure 29	28
•	Updated Figure 31	29
•	Updated Figure 32	30
•	Updated Figure 35	32
•	Changed STANDBY: Enter STANDBY Mode description	35
•	Changed ID register row of Table 10	39
•	Changed ID: ID Control Register section	40
•	Changed bit descriptions of ID: ID Control Register section	40
•	Changed description for bits 4 to 1 of PACE: PACE Detect Register section	47
•	Updated Figure 42	51
•	Updated Figure 43	<mark>52</mark>
•	Updated Figure 46	55
•	Updated Figure 49	57
•	Updated Figure 50 and added footnote 2	59
•	Updated Figure 51	
•	Updated Figure 52	
•	Updated Figure 53	62
•	Added Analog Input Structure section	64





6-Feb-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
ADS1194CPAG	ACTIVE	TQFP	PAG	64	160	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	0 to 70	ADS1194	Samples
ADS1194CPAGR	ACTIVE	TQFP	PAG	64	1500	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	0 to 70	ADS1194	Samples
ADS1194CZXGR	ACTIVE	NFBGA	ZXG	64	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	0 to 70	ADS1194	Samples
ADS1194CZXGT	ACTIVE	NFBGA	ZXG	64	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	0 to 70	ADS1194	Samples
ADS1196CPAG	ACTIVE	TQFP	PAG	64	160	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	0 to 70	ADS1196	Samples
ADS1196CPAGR	ACTIVE	TQFP	PAG	64	1500	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	0 to 70	ADS1196	Samples
ADS1196CZXGR	ACTIVE	NFBGA	ZXG	64	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	0 to 70	ADS1196	Samples
ADS1196CZXGT	ACTIVE	NFBGA	ZXG	64	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	0 to 70	ADS1196	Samples
ADS1198CPAG	ACTIVE	TQFP	PAG	64	160	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	0 to 70	ADS1198	Samples
ADS1198CPAGR	ACTIVE	TQFP	PAG	64	1500	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	0 to 70	ADS1198	Samples
ADS1198CZXGR	ACTIVE	NFBGA	ZXG	64	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	0 to 70	ADS1198	Samples
ADS1198CZXGT	ACTIVE	NFBGA	ZXG	64	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	0 to 70	ADS1198	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



## PACKAGE OPTION ADDENDUM

6-Feb-2020

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 14-Feb-2019

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



## \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS1194CPAGR	TQFP	PAG	64	1500	330.0	24.4	13.0	13.0	1.5	16.0	24.0	Q2
ADS1194CZXGR	NFBGA	ZXG	64	1000	330.0	16.4	8.3	8.3	2.25	12.0	16.0	Q1
ADS1194CZXGT	NFBGA	ZXG	64	250	180.0	16.4	8.3	8.3	2.25	12.0	16.0	Q1
ADS1196CPAGR	TQFP	PAG	64	1500	330.0	24.4	13.0	13.0	1.5	16.0	24.0	Q2
ADS1196CZXGR	NFBGA	ZXG	64	1000	330.0	16.4	8.3	8.3	2.25	12.0	16.0	Q1
ADS1196CZXGT	NFBGA	ZXG	64	250	180.0	16.4	8.3	8.3	2.25	12.0	16.0	Q1
ADS1198CPAGR	TQFP	PAG	64	1500	330.0	24.4	13.0	13.0	1.5	16.0	24.0	Q2
ADS1198CZXGR	NFBGA	ZXG	64	1000	330.0	16.4	8.3	8.3	2.25	12.0	16.0	Q1
ADS1198CZXGT	NFBGA	ZXG	64	250	180.0	16.4	8.3	8.3	2.25	12.0	16.0	Q1

www.ti.com 14-Feb-2019




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS1194CPAGR	TQFP	PAG	64	1500	350.0	350.0	43.0
ADS1194CZXGR	NFBGA	ZXG	64	1000	350.0	350.0	43.0
ADS1194CZXGT	NFBGA	ZXG	64	250	213.0	191.0	55.0
ADS1196CPAGR	TQFP	PAG	64	1500	350.0	350.0	43.0
ADS1196CZXGR	NFBGA	ZXG	64	1000	350.0	350.0	43.0
ADS1196CZXGT	NFBGA	ZXG	64	250	213.0	191.0	55.0
ADS1198CPAGR	TQFP	PAG	64	1500	350.0	350.0	43.0
ADS1198CZXGR	NFBGA	ZXG	64	1000	350.0	350.0	43.0
ADS1198CZXGT	NFBGA	ZXG	64	250	213.0	191.0	55.0

# ZXG (S-PBGA-N64)

## PLASTIC BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. This package is lead-free.



## PAG (S-PQFP-G64)

## PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026

# PAG (S-PQFP-G64)

## PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- D. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# PAG (S-PQFP-G64)

## PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- D. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated